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Abstract
In recent decades, due to the significant advancements in power semicon-
ductor technologies, power electronics have gained more and more attention,
and are being used in a wider variety of mission-critical applications. From
power distribution systems, renewable energy generation to motor drives,
power electronics are an indispensable part of most electrical systems, play-
ing a crucial role in their overall efficiency and reliability performance.
Despite the ever-increasing demand for more reliable and robust power
electronic systems, the conventional approaches for reliability assessment and
design are still mainly based on the "rule-of-thumb" overdesign of critical
components and/or, failure information and statistics from field experiences.
However, on their own, these methods are not sufficient, and can become
relatively inefficient, expensive, and time-consuming.
In order to address these issues, model-based reliability assessment pro-
cedures have been gaining popularity in recent years. By utilizing the electro-
thermal models of the power electronic components (e.g., power semiconduc-
tor devices, capacitors, etc.), together with empirical-based lifetime models,
a much faster and more realistic lifetime estimation can be achieved, in com-
parison to the statistics-based methods. However, due to the fact that this ap-
proach integrates different physical layers (e.g., electrical, thermal, mechan-
ical), it is relatively difficult to implement and/or adapt to various applica-
tions. Thus, the need for a more modular and standardized implementation
approach arises.
Moreover, the resulting reliability metrics are susceptible to the uncertain-
ties introduced by the various models used within the reliability assessment
procedure. Factors such as mission profiles, system dynamics, thermal mod-
els, counting methods, or lifetime models, will introduce uncertainties in the
lifetime estimation of the power electronic components. Thus, in order to
have a clear understanding of the underlying uncertainties and assumptions
of the employed models, parameter sensitivity and risk analysis are highly
necessary.
Nowadays, software tools are extensively used in the design process of
power electronics. However, despite the need for fast reliability assessment
iii
during early development stages of power electronic products, there is still a
lack of mission profile-based reliability-oriented software tools on the market.
Therefore, a software tool which can facilitate the Design for Reliability (DfR)
approach, and provide a computational-efficient lifetime evaluation of power
electronic systems is highly needed.
In order to tackle the above mentioned issues, this Ph.D. project discusses
solutions, which can enable a faster and a more confident model-based life-
time estimation of power electronics for different applications. Within this
project, a straightforward six-step model-based reliability assessment proce-
dure has been proposed. The developed methodology has been successfully
applied in order to determine the reliability performance both at component-
level (e.g., power devices, DC-link capacitors, and metal-oxide varistors), and
at system-level. Due to its modular implementation approach, the reliability
assessment procedure can be employed for various applications and system
architectures.
Moreover, in order to further facilitate a computational-efficient reliability
analysis process, a Matlab-based tool has been developed. The Design for
Reliability and Robustness (DfR2) tool platform integrates the proposed reli-
ability assessment procedure under a user-friendly and easy-to-use graphical
user interface (GUI). The developed tool is demonstrated on three study-case
applications: three-level neutral point clamped (3L-NPC) converter for motor
drive applications, two-level voltage source inverter for pump drive systems,
and single-stage grid-connected PV inverter. Additionally, in order to val-
idate the employed electro-thermal modeling procedure, a mission profile
emulator for motor drive applications is developed based on a 3L-NPC H-
bridge converter, and used for assessing the thermal loading of the power
devices.
Finally, the uncertainties introduced by the lifetime model selection, un-
even "local" ambient temperature distribution, and mission profile resolution,
are explored in this project. The impact of the lifetime model on the relia-
bility evaluation of an IGBT switch indicated that a deviation of up to ap-
proximately 50% can be expected due the various employed lifetime models.
Similarly, the uneven temperature distribution among the capacitors of a DC
capacitor bank can lead to a variation of up to 20% in the DC-bank lifetime
estimation. Lastly, an impact analysis of mission profile resolution on the life-
time of power electronic components has indicated that with higher mission
profile resolution a decrease in lifetime estimation is expected. The hypoth-
esis has been verified experimentally, and a variation of approximately 27%
has been observed between the high and low sampling rate cases.
Resumé
På grund af de betydelige fremskridt inden for effekthalvlederteknologien i
de seneste årtier har effektelektronik fået mere og mere opmærksomhed og
anvendes i en stadig bredere vifte af vigtige applikationer. Fra strømforsyn-
ingssystemer i data-centre, vedvarende energiproduktion til motordrevne en-
heder, er effektelektronik blevet en uundværlig del af de fleste elektriske sys-
temer, og spiller en afgørende rolle i deres samlede funktionalitet, effektivitet
og pålidelighed.
På trods af den stadigt stigende efterspørgsel efter mere pålidelige og
robuste effektelektroniske systemer, er de konventionelle tilgange til pålide-
lighedsvurdering og design stadig primært baseret på over-design af de kri-
tiske komponenter i elektronikken og/eller baseret på fejloplysninger og
statistikker fra markedet. Imidlertid er disse metoder ikke tilstrækkelige
alene, og de kan blive relativt ineffektive, dyre og tidskrævende for produk-
tet.
For at løse disse problemer er modelbaserede pålidelighedsvurderingspro-
cedurer blevet langt mere interessante i de seneste år. Ved at anvende de elek-
trotermiske modeller af de effektelektroniske komponenter (fx effekt halvled-
erne, kondensatorer, print-kort osv.) sammen med empirisk-baserede lev-
etidsmodeller kan en langt hurtigere og mere realistisk levetidsestimering
opnås i forhold til de statistisk baserede metoder hvor en konstant fejl-rate er
antaget. Men på grund af det faktum, at denne tilgang integrerer forskellige
fysiske dimensioner (fx elektrisk, termisk, mekanisk), er det relativt vanske-
ligt at implementere og/eller tilpasse dem til de forskellige applikationer.
Således opstår der behov for en mere modulær og standardiseret imple-
menteringsmetode.
Desuden har de resulterende pålidelighedsberegninger usikkerheder, der
indføres af de forskellige modeller, der anvendes inden for pålidelighedsvur-
deringsproceduren. Faktorer som missionsprofiler (belastning), systemdy-
namik, termiske modeller, beregningsmetoder eller levetidsmodeller vil in-
troducere usikkerheder i levetidsestimeringen af de effektelektroniske kom-
ponenter og systemer. Så for at få en klar forståelse af de underliggende
usikkerheder og antagelser af de anvendte modeller, er parameterfølsomhed
v
og risikoanalyse vigtige i den endelige vurdering af et produkt-design. I
dag anvendes softwareværktøjer i stor udstrækning i apparatets designpro-
ces. På trods af behovet for hurtig pålidelighedsvurdering i de tidlige ud-
viklingsstadier af effektelektroniske apparater er der dog stadig mangel på
missionsprofilbaserede pålidelighedsorienterede softwareværktøjer. Derfor
er et softwareværktøj, der kan lette Design for Reliability (DfR), og give en
beregningsmæssig effektiv levetidsvurdering af effektelektroniske systemer
påkrævet.
For at løse de ovennævnte udfordringer, har dette Ph.D. projekt diskuteret
løsninger, som kan muliggøre en langt hurtigere og mere sikker model-
baseret levetidsestimering af effektelektronik til forskellige anvendelser. In-
den for dette projekt er der foreslået en simpel 6-trins modelbaseret pålide-
lighedsvurderingsprocedure. Den udviklede metodologi er blevet anvendt
med succes til at bestemme pålideligheden både på komponentniveau (fx ef-
fekt transistor, kondensatorer og metal-oxid varistorer) og på systemniveau.
På grund af softwarens modulære implementeringsmetode kan pålideligheds-
vurderingsproceduren anvendes til forskellige applikationer og også mere
komplekse systemarkitekturer.
Desuden er der udviklet et Matlab-baseret værktøj for yderligere at give
en beregningsmæssig effektiv pålidelighedsanalyseproces. Værktøjsplatfor-
men Design for Reliability and Robustness (DfR2) integrerer den foreslåede
pålidelighedsvurderingsprocedure under en nem og brugervenlig grafisk bru-
gergrænseflade (GUI). Det udviklede værktøj er demonstreret på tre eksem-
pler: tre-fastet 3-niveau omformer (3L-NPC) til motordrevne applikationer, 2-
niveau omformer til pumpe systemer og et-trins net-tilsluttet PV inverter. For
at validere den anvendte elektro-termiske modelleringsprocedure udvikles
derudover en missionsprofilemulator til motor applikationer og denne an-
vendes til vurdering af den termisk belastning af de effektelektroniske kom-
ponenter.
Endelig undersøges de usikkerheder, der er indført ved valg af forskel-
lige levetidsmodeller, en ikke konstant "lokal" temperaturfordeling og også
mængden af data til at lave analyserne. Levetidsmodellerne anvendt i pålide-
lighedsevalueringen af en IGBT (transistor) viste, at en afvigelse på op til
ca. 50% kan forventes på grund af de forskellige anvendte levetidsmodeller.
Tilsvarende kan den ujævne temperaturfordeling mellem kondensatorerne i
en omformer medføre til en variation på op til 20% i kondensatorernes lev-
etidsestimering. Endelig har en konsekvensanalyse af data-opløsningen på
analyserne vist at en højere data-opløsning fører til et fald i levetidsestimer-
ing. Hypotesen er blevet verificeret eksperimentelt, og der er observeret en
variation på ca. 27% i levetid imellem en høj og lav opløsning på dataene der
anvendes i analysen.
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Chapter 1
Introduction
1.1 Background
In recent decades, important breakthroughs have been made in power semi-
conductor-based technologies. Continuous advancements in the field have
led to a growing trend towards achieving power electronics with reduced
size, high efficiency, high power density, and also low cost. With more avail-
able processing power at hand, advanced control methods and algorithms
have been used in order to precisely control the power electronic system, and
further facilitate its optimization in terms of size, efficiency, and cost. As a
result, power electronic systems are used in a large variety of applications,
ranging from renewable energy systems to motor drives to household appli-
ances, and more recently, in the electrification of the transportation sector.
Considering the harsh/extreme environments and long operating hours
of certain applications (e.g., offshore wind turbines, photovoltaic (PV) sys-
tems), the reliability performance of power electronics is becoming a key fac-
tor that influences the overall life-cycle cost, safety, and availability of the en-
tire system. Consequently, more stringent reliability requirements and safety
compliances need to be fulfilled [1]. Table 1.1 lists the typical lifetime expec-
tations for some of the most mission-critical power electronic applications.
Table 1.1: Typical reliability target for various power electronic applications. (Data source: [1])
Application Lifetime requirements
Aircraft 24 years (100,000 hours flight operation)
Automotive 15 years (10,000 operating hours, 300,000 km)
Industrial motor drives 5 - 20 years (60,000 hours at full load)
Railway 20 - 30 years (10 hours operation per day)
Wind turbines 20 years (24 hours operation per day)
Photovoltaic plants 20 - 30 years (12 hours operation per day)
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Fig. 1.1: Failure rate distribution for a utility-scale PV plant. (Data source: [2])
Fig. 1.2: Failure rate distribution for an adjustable speed drive. (Data source: [8])
However, despite being one of the crucial sub-assemblies in many electri-
cal systems and despite its demanding reliability targets, based on field expe-
rience [2–9], power electronic converters tend to be among the most prone-to-
failure sub-assemblies and in most cases, the "bottleneck" of the system, with
4
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respect to reliability. According to a survey presented in [2], based on the
failure information and field statistics from a PV plant operated throughout
the course of five years, it has been concluded that the inverter is the most
critical sub-assembly of the PV system. As shown in Fig. 1.1, the PV inverter
counts for approximately 37% of the total number of unexpected mainte-
nance events. A similar conclusion can be drawn from the study conducted
in [5], where it has been found that the frequency converter represents one
of the most fragile sub-assemblies of the wind turbine system (WTS), with
approximately 14% of the total occurred failures. Based on the study con-
ducted in [8], similar reliability issues can be seen in adjustable speed drives.
From Fig. 1.2 it can be seen that the power semiconductor circuit cumulates
for approximately 38% of the total occurring failures.
Clearly, these statistics are susceptible to variations due to environmen-
tal/operating conditions, system architecture, etc., and thus cannot be con-
sidered conclusive. Nonetheless, they provide a valuable overview of the
scale of the power electronics-related reliability issues, which exist in electri-
cal systems.
For a better understanding of the high failure rates of power electronic
systems, a deeper insight in the reliability performance of its components is
needed. As a result, an industry-based survey among semiconductor manu-
facturer, integrators and users, has been conducted in [10]. According to the
survey results, shown in Fig. 1.3, 31% of the respondents ranked the power
Fig. 1.3: Distribution of fragile components in power converters. (Data source: [10])
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Fig. 1.4: Stress distribution in electronic equipment. (Data source: [12])
semiconductor devices as the most fragile components, followed by capaci-
tors with 18% of the response hits. A similar conclusion has been drawn from
the industry-wide survey carried out in [11].
The first step towards improving the lifetime expectancy of the power
devices/capacitors, and inherently of the power converter, is to correctly
identify their main stressors, root failure causes and failure mechanisms. As
stated in [12], the predominant sources of stress to which electronic equip-
ment is subject to, are the steady-state and cyclical temperature, which ac-
count for 55% of the total stress factors, followed by vibration and humidity,
which account for 20% and 19%, respectively. The stress distribution shown
in Fig. 1.4, is also in well agreement with the results of the survey presented
in [10], which indicate the temperature as the leading factor of failure in
power converters.
In case of power semiconductor devices, abrupt changes in the operating
and/or environmental conditions will result in adverse temperature swings,
which can lead to its degradation. The high temperature variation and the
mismatch between the coefficient of thermal expansion of the bond-wires
and chip, will cause thermo-mechanical stress in the device, which inherently
leads to bond-wire failures (e.g., lift-off, crack) [13–16]. The same factors can
lead to solder fatigue (e.g., crack, delamination) [16, 17].
For DC-link aluminum electrolytic capacitors (Al-Caps), the temperature
and voltage stress are the main causes of wear-out failures. The long-term
degradation of the capacitors can ultimately lead to degradation failure mech-
6
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anisms: electrolyte vaporization and electro-chemical reaction [18–20]. Typi-
cally, the end-of-life criteria for Al-Caps consists of a decrease in capacitance
to 80% of its initial value, and/or an increase in equivalent series resistance
(ESR) to 2–3 times its intial value [18].
As previously mentioned, the wear-out failures of the power devices and/or
capacitors will result in the failure of the power converter, and in some cases,
in a reduced availability of the system. Ultimately, this will greatly impact
the life-cycle cost (e.g., component replacement, maintenance), and the cost
of energy conversion (e.g., due to downtime). Thus, it becomes clear that in
order to achieve a better balance between the lifetime, availability and cost,
a thorough reliability investigation needs to be performed during the early
design stage of the power electronic system.
1.1.1 Reliability in Power Electronic Systems
The most common reliability engineering procedures, which are used in an-
alyzing and/or improving the reliability of power electronics are briefly in-
troduced in the following.
Reliability testing and robustness validation:
In order to perform the reliability and robustness validation of power elec-
tronic products, two main types of tests are employed: qualitative accelerated
testing and quantitative accelerated testing.
Qualitative accelerated tests are used to identify the potential weaknesses
in the product design and to help improve its robustness. Highly Accel-
erated Limit Test (HALT) is a typical qualitative testing approach, which
applies various stressors to the product (e.g., temperature, thermal cycles,
vibration, voltage, etc.) in order to find its upper and lower operating limits
and its destruct limit [21, 22]. Afterwards, considering the limits obtained
from HALT, the Highly Accelerated Stress Screening (HASS) test can be per-
formed in order to find the point at which manufacturing process defects are
introduced [22, 23].
On the other hand, quantitative accelerated tests are employed in order
to determine the reliability of the product. In order to reduce the testing
time and to obtain fast reliability information, Accelerated Life Tests (ALT)
are usually employed. The ALT exposes the product to higher-than-usual
stressors (e.g., temperature, voltage, etc.) and by using failure mode specific
acceleration models and factors, a basic lifetime model can be obtained [24,
25]. The resulting reliability metrics at the accelerated stress level can then be
used in order to estimate the lifetime of the product under use conditions.
Moreover, before the product can be released, standard qualification tests
need to be performed and passed in order to ensure a certain level of quality.
7
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As indicated in [26], for capacitors used in the DC-link stage of automotive
applications it is indicated to undergo detailed inspection, characterization
and testing before being considered viable. Typical qualification tests range
from mechanical characterization (e.g., geometry, visual inspection) to electri-
cal characterization (e.g., capacitance, insulation resistance, ESR, etc.) to en-
vironmental and exposure tests (e.g., thermal shock, vibration, short-circuit
test, etc.). Similarly, power modules need to pass relevant qualification tests,
such as, high/low temperature storage, power cycling, thermal cycling, vi-
bration, etc., before being released into the market [4].
Although the above mentioned testing procedures can provide valuable
insight in the reliability performance and design robustness of power elec-
tronic components, they require significant testing time and effort (e.g., power
cycling tests can last up to a few months, depending on the selected stress
levels and number of samples [27]). Moreover, the testing equipment is rel-
atively expensive, and thus the cost burden might be too high for power
electronics users and integrators, which need to rely solely on the reliabil-
ity/quality data provided by the manufacturer.
"Rule-of-thumb" component overdesign:
As a result, a common practice among power electronics users and integra-
tors, is to overdesign the weak components of the system.
Initially, the electro-thermal characterization of the component of interest
is performed under typical steady-state application parameters, and the re-
sulting electrical/thermal stressors are used in order to estimate the lifetime,
according to some basic degradation models or according to the guidelines
provided in the Military-Handbook-217 series [28]. Based on the resulting
reliability estimation, the rating of the component is increased until an ac-
ceptable safety margin (typically 20%–40%) has been reached.
Another commonly employed option is to increase the size of the heat
sink [10]. Since temperature is the main factor contributing to the wear-out
failures of power electronics, a larger heat sink would facilitate better cooling
and inherently, improve the lifetime expectation of the power converter and
its components.
A similar overdesign approach can be achieved from the system-level per-
spective, by adding back-up sub-assemblies, and thus increasing the reliabil-
ity and redundancy of the overall system.
Although overdesigning the weak components of the power electronic
system is a very fast and relatively robust practice for improving its reliability
performance, it introduces additional cost burdens. Considering that the
power electronics market is becoming more and more competitive, e.g., due
to the penetration of companies from emerging economies, power electronics
users and integrators are required to cut-back the safety margin in order to
8
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Fig. 1.5: Reliability improvement approach based on post-failure data analysis.
save costs. Additionally, overdesigning certain components, such as, DC-link
capacitor or heat sink, can significantly increase the weight and volume of
the system.
Failure mode and effect analysis (FMEA):
Failure mode and effect analysis (FMEA) aims to identify the possible failure
mechanisms of a given system, and prioritize the available resources to ad-
dress them. FMEA is usually performed during the design and development
stages of the power electronic system, and it relies on historical data (e.g.,
from previous processes or products) in order to correctly link the possible
failure modes and its effects to the corresponding critical components [29].
However, in case of new products there is typically a lack of available
information regarding mission profiles, design, or use-cases. Thus, if no
historical data are available, the FMEA relies solely on the experience and
knowledge of the engineers. Consequently, a rough FMEA is performed dur-
ing the initial design and development stages of the product. After the prod-
uct is placed into the market, based on the failure information and statistics
from the field, a post-failure data analysis is performed and used in order to
update the product design weaknesses, as shown in Fig. 1.5.
Consequently, this approach can be quite expensive, especially when im-
portant design changes need to be performed, which might inherently impact
other stages of the product development (e.g., production, supply chain, etc.).
Design for Reliability (DfR):
Individually, the reliability practices presented above, are still relatively ex-
pensive, time-demanding and/or ineffective, and thus, it is becoming more
and more challenging to fulfill the current time-to-market and cost pressures.
As a result, a strong paradigm shift towards integrating the Design for Reli-
ability (DfR) [30, 31] and Physics-of-Failure (PoF) [32] approaches, has taken
place since the early 1950s. The fundamental idea behind the PoF concept
relies on identifying the root causes of failure and modeling the correspond-
ing failure mechanism under the environmental/operating mission profiles
9
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Fig. 1.6: General flow diagram for the PoF-based Design for Reliability (DfR) approach [31].
of the component of interest (e.g., power devices, capacitors, etc.) [1]. On the
other hand, the DfR concept can be defined as the process carried out during
the early design and development stages of the product/system in order to
ensure that certain reliability/quality requirements are fulfilled [1].
A basic methodology for the DfR approach is presented in Fig. 1.6. In
order to analyze the reliability performance of the power electronic system
by using the DfR method, three main tasks need to be performed. Initially,
during the Identification phase, FMEA and PoF analysis are applied in order
to identify critical components (e.g., power devices and capacitors) and their
corresponding failure mechanisms and stressors (e.g., temperature and volt-
age). Afterwards, within the Strength Modeling and Stress Analysis phase of
the DfR process, the environmental/operating mission profiles of the sys-
tem are translated into the defined component electro-thermal stressors, and
the empirical-based component lifetime model is selected/determined based
on ALT. Finally, in the Reliability Mapping phase, the electro-thermal stres-
sors and the lifetime model can be used in order to evaluate the reliability
performance (e.g., accumulated damage, lifetime distribution, etc.) of each
component. The individual reliability information of each component can
then be merged together by means of Reliability Block Diagram (RBD) [33]
in order to determine the reliability of the power electronic system.
Thus, by applying the DfR process within the design stage of the power
electronic system, the reliability assessment time can be drastically improved,
in comparison with plain statistical-based methods. Based on the resulting
reliability metrics, any major design flaws and weaknesses can be identified
as early as possible in the product development cycle.
As a result, based on the DfR approach, general mission-profile based
reliability assessment procedures for power electronics have been proposed
throughout the literature, for a large variety of applications: railway power
inverters [34], inverters for hybrid electric vehicles [35], power converters
for aircraft applications [36], grid-connected PV inverters [37], wind power
converters [38] or DC-link capacitors in adjustable speed drives [39].
However, the implementation of the reliability analysis process, varies
greatly from one application to another. Moreover, the fact that this approach
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integrates different physical layers (e.g., electrical, thermal, mechanical) and
their interdependencies, only increases the implementation difficulty. Thus,
a modular ("building block") implementation approach for the model-based
reliability assessment of power electronics, is still not available and highly
demanded.
1.1.2 Uncertainties in the Lifetime Prediction
In addition to the lack of modularity, the accuracy of the model-based relia-
bility analysis approach is also of great concern.
The output reliability metrics are subject to many possible uncertainty
sources, such as, environmental/operating mission profiles [40–42], electro-
thermal modeling, system dynamics, counting method, accumulation method,
or the selected lifetime model [43]. All these factors, will introduce a cer-
tain degree of uncertainty and an error margin in the lifetime prediction of
power electronic systems. A general overview of the possible uncertainty
sources and their possible impact on the lifetime of power electronic compo-
nents/systems is given in Fig. 1.7.
Thus, in order to achieve a more realistic lifetime estimation, the under-
lying assumptions and uncertainties introduced by the various models used
in the lifetime estimation process, need to be clearly understood, and the
corresponding error margins need to be correctly quantified.
Fig. 1.7: Possible uncertainty sources in the model-based reliability assessment procedure of
power electronics, and their impact on the component/system lifetime estimation.
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1.1.3 Reliability Assessment Tools for Power Electronics
Nowadays, computer-aided design and circuit simulation tools are inten-
sively used during the design stages of power electronic systems. These soft-
ware tools can aid the design engineer to get a fast and accurate overview of
the system and its behavior under the defined input conditions. Thus, facil-
itating the optimization of power electronics in terms of mechanical design,
electrical response, component selection, and/or thermal loading. However,
when considering software tools which handle the reliability assessment of
power electronics, the options are still limited.
The Sherlock Automated Design Analysis software tool has been devel-
oped by DfR Solutions [44], and based on different PoF models it can evaluate
the reliability of various microelectronic components. Similarly, Simulation
Assisted Reliability Assessment (SARA) software has been developed at The
Center of Advanced Life Cycle Engineering (CALCE) [45] at University of
Maryland, with the goal of determining by means of PoF-based principles,
whether a component or system is able to fulfill certain life cycle require-
ments. Another tool worth mentioning is Reliasoft [46], which is a statistics-
based reliability software able to provide data analysis, quality testing, ALT,
FMEA, etc., on both component and system level for a wide range of engi-
neering fields.
However, due to the fact that the software options which employ PoF
models are focused mainly on microelectronic components or systems, they
can not be used in evaluating the reliability of power electronics-based appli-
cations, as most of the PoF models and methodologies cannot be scaled. Fur-
thermore, the real-life operating mission profiles of the component/system
are not considered within the previously mentioned software tools. Thus, the
need for mission profile-based software solutions, focusing on power elec-
tronics, which can reduce the reliability assessment process time, arises.
Finally, the robustness and accuracy of the employed electro-thermal mod-
eling procedure, need to be verified under realistic mission profile-based op-
erating conditions. Therefore, an experimental setup capable of emulating
the electrical behavior and dynamics, of power electronic components under
given mission profiles, is required in order to validate the indirect reliability
metrics (e.g., electrical stress, thermal loading, etc.) of the mission profile-
based reliability assessment procedure.
1.2 Project Motivation
As presented in the previous section, several challenges need to be addressed
in order to further facilitate the DfR principle and to make the transition
from conventional reliability practices to a model-based reliability assessment
approach in power electronic systems.
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Firstly, the need for a more straightforward implementation of the DfR
process can be fulfilled by introducing a modular approach. By splitting the
reliability assessment procedure into several "building blocks" with generic
and clearly defined inputs and outputs, the implementation effort can be
significantly reduced. Moreover, this can allow for the reliability evaluation
process to be easily adapted/modified for different applications, system ar-
chitectures, topologies and components.
Secondly, the demand for realistic reliability metrics is of crucial impor-
tance. By quantifying the errors introduced by the large uncertainty sources
(e.g., lifetime model, mission profile resolution, etc.) in the model-based reli-
ability assessment procedure, and by understanding its underlying assump-
tions, a more confident lifetime estimation can be achieved.
Finally, in order to fulfill the current time-to-market constraints, ensur-
ing a fast and realistic reliability evaluation of power electronics is highly
required. This can be achieved by employing software tools, which integrate
the DfR process, with a focus on the mission profile-based reliability model-
ing of power electronic components/systems.
1.3 Project Objectives and Limitations
1.3.1 Research Questions and Objectives
Keeping in mind the main goal of having more reliable power electronic
systems, and inherently a more cost-efficient energy conversion, the main
objective of this Ph.D. project can be defined as enabling a fast and realistic
reliability prediction method for power electronics. As a result, the following
fundamental research question arises:
• How to correctly apply and facilitate the Design for Reliability (DfR)
principle for power electronic components and systems?
Thus, the subsequent research questions can be derived:
• How to implement the Design for Reliability approach for power elec-
tronic systems in a modular and generic manner?
• What are the uncertainties behind the model-based reliability assess-
ment procedure of power electronics, and how to quantify their impact
on the lifetime prediction?
• Is it possible to develop a mission profile-based software tool which
can facilitate a computational-efficient and straightforward reliability
analysis of power electronic systems?
Based on the above raised questions, the following objectives can be set
for this Ph.D. project:
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Develop a modular model-based reliability assessment procedure for power
electronic systems
Due to the complexity of the DfR implementation, a modular model-based re-
liability assessment procedure will be developed in this Ph.D. project. Based
on the "building block" approach, with clearly defined inputs/outputs, an ap-
plication independent methodology for translating the mission profiles to the
component electro-thermal stressors (e.g., temperature, voltage) and finally,
to the component/system-level reliability metrics, will be introduced.
Investigate the uncertainties in the lifetime prediction of power electronics
To address the concerns related to the accuracy of the model-based reliability
evaluation of power electronics, the uncertainties within the lifetime predic-
tion will be explored in this project. Various sources of uncertainty (e.g., mis-
sion profile sampling rate, ambient temperature distribution, lifetime model
selection) will be analyzed and their impact on the lifetime prediction of
power electronic components/systems will be investigated.
Develop a generic mission profile-based reliability assessment tool plat-
form focusing on power electronic components and systems
Due to the continuous need for reducing the reliability assessment time, a
software tool platform which can assist in the reliability analysis of power
electronic components/systems will be developed. The proposed modular
model-based methodology will represent the foundation for the tool, which
will be demonstrated on three different applications: three-level neutral point
clamped (3L-NPC) converter for motor drive applications, two-level voltage
source inverter for pump systems, and single-stage grid-connected PV in-
verter. Furthermore, in order to validate the indirect reliability metrics (e.g.,
component thermal loading) of the proposed lifetime evaluation tool, a mis-
sion profile emulator for motor drive applications is developed based on a
3L-NPC H-bridge converter.
1.3.2 Project Limitations
Fig. 1.8 shows that several failure mechanisms, such as, hardware, software,
or failures caused by human error, can occur in any of the many compo-
nents which are present in a power electronic system. However, in this Ph.D.
project, a special emphasis is placed on the power semiconductor devices
(e.g., transistor and diode) and on the DC-link capacitors, as they are consid-
ered the most prone-to-failure components. In order to showcase the generic
approach of the model-based reliability evaluation method, protection de-
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Fig. 1.8: Typical failure modes in power electronic systems.
vices such as, metal oxide varistors are also investigated. However, the re-
maining components are not considered.
The component-level lifetime estimation is carried out based on empirical-
based lifetime models from the available literature, considering only particu-
lar temperature-related failure mechanisms which lead to wear-out failures.
At this point it should be noted that, throughout this thesis, the estimated re-
liability performance of the power electronic components/systems, is mainly
expressed in terms of Bx lifetime (where x denotes the failure rate in percent-
age). Thus, the catastrophic/random failures, software failures or failures
due to human error are not modeled, but only considered as statistical in-
puts. Moreover, the humidity and vibration related failure mechanisms and
models are not included in this study.
Due to time constrains, only the uncertainties introduced by the mission
profile resolution, local ambient temperature distribution, and lifetime model
selection are investigated. Thus, the possible variations introduced in the
lifetime prediction by the system dynamics, counting method, component
tolerances, etc., are not explored in this project.
Because of the large variety of system configurations, architectures, con-
trol algorithms, etc., the proposed reliability evaluation tool platform is demon-
strated on three defined study-cases only: three-level neutral point clamped
converter for motor drive applications, two-level voltage source inverter for
pump systems, and single-stage grid-connected PV inverter.
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Fig. 1.9: Main thesis structure and the correlation between the report and selected publications
(Cx: Conference paper, Jx: Journal paper, and x indicates its assigned number).
1.4 Thesis Outline
The outcomes and results of this Ph.D. project are summarized in the form of
a Ph.D. thesis based on a collection of papers. The thesis is structured in two
main parts: the report and the selected publications. The report consists of a
brief summary of the main research carried out within this project, while the
selected publications include the paper outcomes of this Ph.D. study.
The main structure of the document, together with the correlation be-
tween the report and the selected publications, are shown in Fig. 1.9.
The report is organized into six main chapters. In Chapter 1, an introduc-
tion of the Ph.D. study is given, by discussing the background and the main
motivation behind this project. Afterwards, Chapter 2 presents the proposed
modular model-based reliability assessment approach for power electronic
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components/systems, with an emphasis on power devices, DC-link capaci-
tors and metal-oxide varistors. Chapter 3 introduces the reliability analysis
software tool, and provides a brief overview on its main framework and on its
implementation. Next, in Chapter 4, the proposed reliability tool is demon-
strated for three different study-case applications and the resulting reliability
metrics are discussed. The underlying assumptions and uncertainties of the
model-based reliability evaluation process are then discussed in Chapter 5,
and their impact on the power electronics lifetime prediction is investigated.
Finally, the main contributions of this Ph.D. study are summarized in Chap-
ter 6, and some future research perspectives are proposed.
1.5 List of Publications
The research outcomes of the Ph.D. project have been disseminated in dif-
ferent forms of publications: journal papers (Jx), and conference proceedings
(Cx), as listed below. Nonetheless, as shown in Fig. 1.9, only a selected few
(e.g., Cx, and Jx) are summarized and considered within this Ph.D. disserta-
tion, which is based on a collection of papers.
Publications in Peer-reviewed Journals
J1. I. Vernica, H. Wang, and F. Blaabjerg, "Uncertainty analysis of capaci-
tor reliability prediction due to uneven thermal loading in photovoltaic
applications," Microelectron. Rel., vol. 88-90, pp. 1036-1041, 2018.
J2. I. Vernica, K. Ma, and F. Blaabjerg, "Optimal derating strategy of power
electronics converter for maximum wind energy production with life-
time information of power devices," IEEE J. Emerg. Sel. Topics Power
Electron., vol. 6, no. 1, pp. 267-276, 2018.
J3. I. Vernica, K. Ma, and F. Blaabjerg, "Reliability assessment platform
for the power semiconductor devices - Study case on 3-phase grid con-
nected inverter application," Microelectron. Rel., vol. 76-77, pp. 31 - 37,
2017.
The below-mentioned journal publication is not considered/summarized in
this Ph.D. thesis:
• U. M. Choi, I. Vernica, and F. Blaabjerg, "Effect of asymmetric layout
of IGBT modules on reliability of motor drive inverters," IEEE Trans.
Power Electron., vol. 34, no. 2, pp. 1765-1772, 2019.
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Publications in Peer-reviewed Conferences
C1. I. Vernica, P. T. Jensen, H. Wang, F. Iannuzzo, S. Otto, and F. Blaabjerg,
"Loss and Thermal Modeling of Metal Oxide Varistors (MOV) Under
Standard Current Surge Mission Profile," Proc. of IEEE ECCE, 2019 (to
be published).
C2. I. Vernica, H. Wang, and F. Blaabjerg, "Uncertainties in the lifetime
prediction of IGBTs for a motor drive applicaiton," Proc. of IEEE PEAC,
2018, pp. 1-6.
C3. I. Vernica, H. Wang, and F. Blaabjerg, "Impact of long-term mission
profile sampling rate on the reliability evaluation of power electronics
in photovoltaic applications," Proc. of IEEE ECCE, 2018, pp. 4078-4085.
C4. I. Vernica, H. Wang, and F. Blaabjerg, "Design for reliability and robust-
ness tool platform for power electronic systems - Study case on motor
drive applications," Proc. of IEEE APEC, 2018, pp. 1799 - 1806.
C5. I. Vernica, K. Ma, and F. Blaabjerg, "Mission profile emulator for the
power electronics systems of motor drive applications," Proc. of IEEE
EPE, 2017, pp. 1 - 10.
C6. I. Vernica, K. Ma, and F. Blaabjerg, "Modelling and design of active ther-
mal controls for power electronics of motor drive applications," Proc. of
IEEE APEC, 2017, pp. 2902 - 2909.
The below-mentioned conference publications are not considered/summarized
in this Ph.D. thesis:
• I. Vernica, K. Ma, and F. Blaabjerg, "Modelling and improvement of
thermal cycling in power electronics for motor drive applications," Proc.
of IEEE ECCE, 2016, pp. 1 - 8.
• I. Vernica, K. Ma, and F. Blaabjerg, "Advanced derating strategy for ex-
tended lifetime of power electronics in wind power applications," Proc.
of IEEE PEDG, 2016, pp. 1 - 8.
• U. M. Choi, I. Vernica, and F. Blaabjerg, "Asymmetric pulse width mod-
ulation for improving the reliability of motor drive inverter," Proc. of
IEEE ECCE, 2018, pp. 6430-6435.
• U. M. Choi, I. Vernica, and F. Blaabjerg, "Effect of asymmetric layout of
IGBT modules on reliability of power inverters in motor drive system,"
Proc. of IEEE APEC, 2018, pp. 193 - 197.
• K. Ma, I. Vernica, and F. Blaabjerg, "Advanced design tools for the
lifetime of power electronics - Study case on motor drive application,"
Proc. of IEEE ECCE - Asia, 2016, pp. 3255 - 3261.
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Publications in Magazines
• F. Iannuzzo, I. Vernica, and P. T. Jensen, "Modellering og physics of
failure," SPM Reliability Management, Mar., pp. 7, 2019. (in Danish)
Exhibitions (DfR2 tool demo events)
• Power Conversion and Intelligent Motion (PCIM) 2017, Nuremberg,
Germany, 16 - 18 May, 2017.
• Applied Reliability and Durability Conference (ARDC) 2018, Copen-
hagen, Denmark, 24 - 26 Apr., 2018.
• Energy Conversion Congress and Expo (ECCE) 2018, Portland, USA, 25
Sep., 2018.
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Chapter 2
Reliability Assessment
Procedure for Power
Electronics
Based on the Design for Reliability (DfR) approach described in Chapter 1,
a unified model-based reliability assessment procedure for power electron-
ics is proposed and described in this chapter. Initially, the main "building
blocks" of the process, together with their corresponding inputs and out-
puts are discussed. Afterwards, the application-dependent mission profile
modeling phase is introduced, followed by the component-dependent phase,
in which the electro-thermal and reliability models for power devices, DC-
link capacitors, and metal-oxide varistors (MOV) are presented. Finally, the
method for assessing the system-level reliability of power electronic convert-
ers is explored.
2.1 Background
Reliability is one of the key factors that influences the overall life-cycle cost
and availability of power electronic systems. Due to its critical role in most
electrical systems, the lifetime constraints for power electronics have become
more stringent over the past years [1], and thus more effort (e.g., testing,
design, analysis) is placed during the early development stages in order to
fulfill the reliability requirements.
The methodology referred to as Design for Reliability (DfR) and the mis-
sion profile-based lifetime prediction approach, have been gaining popularity
in recent years [30]. However, despite being successfully applied to various
power electronics applications [34–39], there is still a lack of modularity and
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implementation guidelines, and thus making it difficult to adapt and apply to
different applications, power circuit configurations, or specific components.
Therefore, in order to address this issue, a generalized model-based reli-
ability assessment approach for power electronics is proposed in this project.
The six main "building blocks" of the lifetime prediction process and their cor-
responding inputs/outputs are presented in Fig. 2.1. The first three blocks
set up the application-dependent Mission Profile Modeling phase, while
the following two blocks form the component-dependent Component-level
Reliability Modeling phase. Despite having certain application/component
dependencies, the inputs and outputs of each block are generalized and can
be applied to most power electronics-based applications, and thus enabling
a more modular approach for the reliability evaluation. For a better under-
standing, in the following, each block will be described in detail.
Fig. 2.1: Generalized model-based reliability assessment procedure for power electronic systems.
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2.2 Mission Profile Modeling
The first phase in the proposed lifetime prediction method is to convert the
available mission profiles into the electrical stresses (e.g., voltage, and cur-
rent) of the component of interest. This can be achieved by employing the first
three "building blocks" of the procedure presented in Fig. 2.1: Environmental /
Operating Mission Profiles, System-level Modeling, and Converter-level Modeling.
Due to the multitude of applications, system configurations, topologies, etc.,
in which power electronics are employed, this phase (together with its model-
ing approaches) will greatly vary from one application to another. However,
certain inputs and outputs can be derived for each of modeling blocks. A gen-
eral flow diagram for the mission profile modeling phase is given in Fig. 2.2.
In order to highlight its application dependency and the generic inputs and
outputs of each block, three different applications are exemplified: PV plant,
wind power generation, and pump drive application.
Environmental/Operating Mission Profiles
As defined in [12], a mission profile represents the collection of relevant en-
vironmental and operating conditions to which a component/system is ex-
posed within its life-cycle. Besides temperature, which impacts most power
electronics-based applications, the other environmental/operating conditions,
which might have a significant influence on the system, differ depending on
application. Mission profiles can be obtained either from field measured
data, and/or by estimating certain generalized or worst-case scenarios. The
mission profile timescale is also quite application-dependent, and can range
from seconds (e.g., industrial drives) up to years (e.g., PV systems).
Fig. 2.2: Flow diagram of the application-dependent Mission Profile Modeling phase.
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System-level Modeling
In order to analyze the input mission profiles, the System-level Modeling block
serves as a link between the environmental conditions and the Converter-
level Modeling block. Analytical models of the mechanical system (e.g., wind
turbine [47–49], PV plant [50–53], pump [54, 55], etc.) are typically employed
within this step, and are used in order to determine the output power (Pout)
based on its corresponding system parameters and mission profiles. Thus,
independent of the selected application, the system output power represents
one of the generalized outcomes of this block.
In addition, the temperature difference which might occur between the
ambient (Ta) and the system/enclosure (Ta,sys), needs to be taken into ac-
count. Thus, e.g., by performing finite element modeling (FEM) simulations,
the enclosure-to-ambient thermal impedance can be determined and fitted as
a first-order (or higher-order) Foster thermal network [56]. Finally, the system
temperature can be calculated by using the following equation,
Ta,sys = (Ploss,sys · Rth,e−a(1 − e
−t
τth,e−a )) + Ta (2.1)
where, Ploss,sys represents the total power losses of the system, Rth,e−a is the
enclosure-to-ambient thermal resistance, Cth,e−a is the enclosure-to-ambient
thermal capacitance, and τth,e−a is the enclosure-to-ambient thermal time
constant. However, due to the complexity of the system-level thermal char-
acterization process, a constant or a linear function can be used in order to
approximate the temperature difference between the two environments.
Converter-level Modeling
Within this stage, the electro-mechanical models of the application are em-
ployed in order to model the system-level output power into the current and
voltage loading of the components of interest. Initially, the output power
of the mechanical system (Pout) needs to be converted into either the input
electrical power (Pel) or into the input mechanical power (Pmech) for systems
employing electrical machines. Afterwards, state-of-the-art dynamic models
(e.g., wind generators [57], photovoltaics [58], motor drives [59], etc.) are im-
plemented alongside their corresponding control algorithm, and also power
converter modulation technique [60]. Consequently, this will assure the mod-
eling of the electrical stress of each component of interest. Thus, independent
of the selected application, converter topology, control method, etc., the cur-
rent flowing thorough the component (Ix, where x is denoting the selected
component) and the voltage at its terminals (Vx) are considered generalized
outputs of Converter-level Modeling block, and inherently of the Mission profile
modeling phase.
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Moreover, similarly to the system-level model, the temperature variation
between the enclosure (Ta,sys) and "local" ambient temperature (Ta,local,x) of
each component needs to be described. These "local" temperature differences
between components can be a result of either mutual coupling, different self-
heating effects, or just different placement locations on the printed circuit
board (PCB), and e.g., can be derived from FEM simulations [56] or based on
rule-of-thumb approximations.
2.3 Component-level Reliability Modeling
Once the current stress (Ix), voltage stress (Vx), and "local" ambient tem-
perature (Ta,local,x) of each component of interest have been determined, the
Component-level Reliability Modeling phase is employed. Within this phase, the
electrical loading of the power electronic components is used in order to de-
termine their thermal stress by means of electro-thermal modeling (Component-
level Modeling block). Afterwards, the resulting thermal loading is used along-
side the electrical stress in order to estimate the reliability performance of the
selected component (Component-level Reliability block).
Due to the discrepancies between the components geometry, packaging,
failure mechanisms, etc., this phase is treated as component-dependent. Thus,
the reliability modeling procedure for three different components, power de-
vices, DC-link capacitor, and metal-oxide varistors, is presented below.
2.3.1 Power Semiconductor Devices
Component-level Modeling
During this stage of the model-based reliability assessment procedure, the
electro-thermal modeling of the power devices is performed. A general flow
diagram of the thermal loading calculation and of the Component-level Model-
ing block is given in Fig. 2.3, and described in detail in [J2].
The current (Ix) and voltage (Vx) inputs, are initially used within the
power loss model in order to calculate the total losses generated by the de-
vice (e.g., transistor, and/or diode) [61–63]. According to the information
and loss characteristics, available in the device datasheet, the averaged con-
duction losses over one fundamental cycle can be analytically calculated as
given in [63, 64],
Pcond@TL/TH = VCE/F@TL/TH (Ix)·Ix·d (2.2)
where, Ix represents the current flowing through the device, d is the duty
ratio of the transistor or diode, and VCE/F@TL/TH represents the conduction
/ forward voltage of the power device at a certain low (TL) and high (TH)
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Fig. 2.3: Flow diagram of the Component-level Modeling block – Electro-thermal modeling of
power semiconductor devices [J2].
reference temperature. Likewise, the switching losses can be calculated based
on the following equation,
Psw@TL/TH = fsw·Esw/rr@TL/TH (2.3)
where, fsw represents the switching frequency and Esw/rr@TL/TH is the switch-
ing/reverse recovery energy of the device at the same low and high reference
temperatures.
Moreover, due to the thermal dependency of the loss characteristics of
the device, the junction temperature (Tj,x) is included as a feedback from
the thermal model [J2], and the temperature-dependent power losses can be
updated according to the equation presented below.
Psw/cond@Tj,x =
Psw/cond@TH − Psw/cond@TL
TH − TL
(Tj,x − TL) + Psw/cond@TL (2.4)
Finally, the total power losses of the transistor/diode can be determined
by summing the conduction and switching losses.
Ploss, x = Pcond@Tj,x + Psw@Tj,x (2.5)
By utilizing a thermal network (e.g., nth-order Foster or Cauer), the re-
sulting power losses (Ploss,x) can be translated into the thermal loading of
the device. The necessary thermal parameters (thermal resistance Rth and
thermal capacitance Cth) are usually provided by the manufacturer in the
datasheet, or can be determined by applying a curve fitting algorithm to the
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experimentally-obtained thermal impedance curve (Zth). Finally, a more de-
tailed and accurate thermal model can be achieved by including the thermal
resistance of the thermal interface material (TIM), and the slow thermal dy-
namic behavior of the cooling method (e.g., heat sink) [J2].
The presented loss and thermal modeling approaches provide a fast and
accurate analysis [65] of the thermal behavior of power devices under the
given electrical stressors, operating conditions, and device information.
Component-level Reliability
At this point, the thermal stressors of the power semiconductor device have
been determined and can be used in order to estimate its reliability perfor-
mance. However, as shown in the general flow diagram of the Component-
level Reliability block in Fig. 2.4, the electrical stressors are not considered in
the reliability evaluation. This mainly due to the fact that the voltage and
the current stress of the device have negligible impact on the selected failure
mechanisms, and they are already reflected in the thermal behavior of the
device.
The first step towards the lifetime prediction of the transistor/diode is to
process its corresponding junction temperature (Tj,x). In order to be applied
correctly to a lifetime model, the thermal loading data must be represented
in terms of thermal cycle amplitude (∆Tj), thermal cycle mean value (Tjm),
and thermal cycle on-time period (ton) [66, 67]. Despite the large number of
available counting methods used in fatigue analysis [68], the Rainflow count-
ing algorithm has shown the most promising results [69, 70], and is widely
used in the lifetime prediction of power electronics. Therefore, following the
Rainflow algorithm implementation, the input thermal data can be organized
by means of thermal cycles.
Fig. 2.4: Flow diagram of the Component-level Reliability block – Reliability modeling of power
semiconductor devices [J2].
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The resulting thermal cycling data can be used within an empirical-based
lifetime model [71–73] in order to predict the number of cycles to failure
(N f ). As an example, the lifetime model equation determined within the
LESIT project [72] is shown below.
N f = A · ∆Tjβ1 · e
Ea
Kb ·Tjm (2.6)
where, A and β1 are experimentally obtained model parameters, Ea is the
activation energy, and Kb is the Boltzmann constant.
Based on the corresponding power device damage, generated by each of
the determined cycles, the total accumulated damage (D) can be calculated
according to Miner’s rule [74], and thus, an initial lifetime estimation of the
power device can be derived.
However, in order to obtain a more realistic lifetime estimation, the vari-
ations which might occur in the lifetime model coefficients (e.g., due to the
uncertainties in the accelerated test), and in the stressors (e.g., due to mission
profile variations, manufacturing process, etc.) need to be taken into ac-
count [75, 76]. Thus, the probability density function (pdf) of each parameter
with a certain input variation is considered within a statistics-based Monte
Carlo simulation [77]. Finally, the resulting lifetime distribution (Weibull
PDF) is used in order to determine the unreliability function (Rx) of the power
device by means of Weibull cumulative distribution function (CDF).
2.3.2 DC-Link Capacitors
Component-level Modeling
Similar to power semiconductor devices, within the Component-level Modeling
block, the electrical loading of the DC-link capacitor will be used in order
to determine its thermal behavior. The general flow diagram of the eletro-
thermal modeling approach for DC-link capacitors is shown in Fig. 2.5.
Typically, the DC-link capacitor is subject to both high-frequency com-
ponent current stresses (e.g., due to machine-side inverters) and to low-
frequency component current stresses (e.g., due to diode bridge rectifiers
on the grid-side) [78]. Thus, a Fast Fourier Transform (FFT) is necessary in
order to correctly identify the frequency components of the current flowing
through the capacitor (Ix), and to apply correctly to the power loss model.
According to [79–81], the total power losses (Ploss,x) generated by the DC-
link capacitor can be computed according to the following equation,
Ploss,x =
n
∑
i=1
I2x( fi) · ESR(T, fi) (2.7)
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Fig. 2.5: Flow diagram of the Component-level Modeling block – Electro-thermal modeling of DC-
link capacitors.
where, Ix( fi) represent the RMS current at a specific frequency component i,
and ESR(T, fi) represents frequency and temperature dependent equivalent
series resistance of the capacitor.
The frequency and temperature dependent characteristics of the ESR are
usually provided by the manufacturer in the datasheet, or can be experimen-
tally measured and fitted.
Once the power losses have been obtained, the hot-spot temperature (Th,x)
of the capacitor can be calculated based on a nth-order Foster or Cauer ther-
mal network. Similar to power devices, the necessary thermal resistance
and thermal capacitance parameters can be obtained by fitting the thermal
impedance curve (Zth) of the capacitor. However, in case the thermal capaci-
tance value of the capacitor is unavailable, a simplified thermal model can be
utilized, as shown in the following,
Th,x = Ploss,x · Rth + Ta,local,x (2.8)
where, Rth is the thermal resistance of the capacitor, and Ta,local,x is the "local"
ambient temperature of the selected capacitor.
Component-level Reliability
The main stressors that lead to the long-term degradation and wear-out fail-
ures of aluminum electrolytic capacitors are the internal hot-spot temperature
(Th,x) and the voltage stress (Vx) [19]. Thus, they will represent the inputs for
the Component-level Reliability block shown in Fig. 2.6.
Unlike power semiconductor devices, the thermal and electrical stressors
of the capacitor can be directly applied to a lifetime model, without needing
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Fig. 2.6: Flow diagram of the Component-level Reliability block – Reliability modeling of DC-link
capacitors.
the data to be processed by a counting method beforehand. A typical voltage
and temperature dependent analytical model for estimating the lifetime of
capacitors is described by the following equation,
L = L0 ·
(
V
V0
)−n1
· 2
T0−T
n2 (2.9)
where, L and L0 represent the lifetimes under operating and reference con-
ditions, V and V0 are the voltages under operating and reference conditions,
Fig. 2.7: Flow diagram of the Component-level Modeling block – Electro-thermal modeling of
metal-oxide varistors [C1].
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T represents the temperature under use condition and T0 is the temperature
under reference condition, n1 represents the voltage stress exponent (typical
value between 3.5 and 9.4) and n2 represents the temperature stress exponent
(typical value between 10 and 13) [82].
From this point onward, the reliability estimation procedure for the DC-
link capacitors is similar to that of power semiconductor devices. The oper-
ating lifetime L, is used in correlation with Miner’s rule [74], and the total
accumulated damage (D), which occurs on the capacitor is determined. Fi-
nally, considering the prospective variations in the lifetime model coefficients
and/or in the stressors, a Monte Carlo simulation is performed and the un-
reliability function (Rx) of the capacitor is calculated.
2.3.3 Metal-Oxide Varistors
Component-level Modeling
Metal-oxide varistors (MOVs) are used in order to protect the power elec-
tronic components/equipment against voltage and current surges [83]. How-
ever, despite having a very different role in the power electronic system, com-
pared to the previously investigated power semiconductor devices, and DC-
link capacitors, the electro-thermal modeling procedure is not that different
from the aforementioned. The main concept of the proposed electro-thermal
model is shown in Fig. 2.7, and discussed in detail in [C1].
The current pulse (Ix) mission profile (as defined in [C1]), together with
the voltage (Vx) will represent the inputs to the power loss model. The aver-
age power losses dissipated by the varistor can be determined based on the
instantaneous current pulse and the voltage drop across the varistor during
the current flow. Thus, the following equation can be utilized:
Ploss,x =
1
Tpulse
∫ t1
t0
Vx(t) · Ix(t)dt (2.10)
where, Tpulse is the current pulse duration, t0 is the start time of the current
pulse, and t1 is the end time of the current pulse.
Afterwards, the power losses and the "local" ambient temperature (Ta,local,x)
are included into the thermal model, and translated to the temperature of the
varistor (Tx) via a nth-order thermal RC network. The resulting varistor tem-
perature will represent a feedback to the thermal model, in order to update
the temperature dependency of the ZnO compound thermal resistance (Rth)
and thermal capacitance (Cth), according to the data presented in [84].
Component-level Reliability
With respect to the lifetime evaluation of metal-oxide varistors, a general flow
diagram of the Component-level Reliability block is presented in Fig. 2.8.
31
Chapter 2. Reliability Assessment Procedure for Power Electronics
Fig. 2.8: Flow diagram of the Component-level Reliability block – Reliability modeling of metal-
oxide varistors.
According to [85], the main factors leading to the failure of varistors are
the temperature, and the current pulse amplitude. Therefore, the following
empirical-base lifetime model is used in order to investigate the reliability
performance of the varistor,
L = A ·
(
I1
Ix
)n1
· 2
T1−Tx
n2 (2.11)
where, L represents the lifetime under operating conditions, Ix and I1 are the
currents under use and reference conditions, Tx and T1 are the temperatures
under use and reference conditions, n1 represents the current stress exponent
and n2 represents the temperature stress exponent.
Once the varistor-specific lifetime model has been applied, the final step
in the reliability estimation procedure is similar to the power semiconductor
devices and to the DC-link capacitors. The obtained lifetime under the given
use conditions and mission profiles is used in order to determine the total
accumulated damage of the varistor (D).
Next, the parameter uncertainties introduced by the varistor stressors
and/or by the lifetime model coefficients are used within a Monte Carlo
simulation for determining the estimated lifetime distribution. Finally, based
on the Weibull cumulative distribution function, the unreliability function of
the varistor (Rx) can be computed.
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Fig. 2.9: Flow diagram of the System-level Reliability block.
2.4 System-level Reliability Modeling
The final phase in the proposed model-based reliability assessment procedure
is the System-level Reliability. The main purpose of this stage is to merge
together the individual reliability information of each component (Rx), and
thus estimating the reliability of the power electronics system/sub-assembly
(Rsys).
For this purpose, the reliability block diagram (RBD) approach is usually
employed [77]. In order to overcome one of its main disadvantages, and to
have a more complete estimation of the reliability performance of the system,
external events such as, software failures, random failures or failures due to
human error and introduced within the RBD analysis as statistical inputs.
Assuming a system with n components, and a series block diagram connec-
tion (and inherently, no redundancy), the general implementation approach
for the system-level reliability analysis is shown in Fig. 2.9.
2.5 Summary
In this chapter a model-based reliability assessment procedure for power elec-
tronic systems has been studied. The six main "building blocks" of the pro-
posed lifetime evaluation method, and their corresponding inputs/outputs
have been introduced, and the transition from the environmental/operating
mission profiles to the system-level reliability estimation has been highlighted.
The input mission profiles of the system are initially translated into the
electrical stresses of the power electronic component, which will represent
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the inputs for the Component-level Reliability Modeling phase. Within this
component-dependent stage the electro-thermal modeling procedure is de-
scribed and the thermal loading of the selected component is studied. Based
on the obtained thermal stress, the reliability performance of the power elec-
tronic component can be expressed in terms of Bx lifetime, lifetime distribu-
tion, or unreliability function. Finally, the method used for estimating the
system-level reliability of the power electronic system has been presented.
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Design for Reliability and
Robustness (DfR2) Tool
Platform
Based on the previously presented model-based lifetime evaluation method-
ology, a software platform for analyzing the reliability of power electronics is
developed, and represents the main focus of this chapter. Initially, the main
framework of the proposed Design for Reliability and Robustness (DfR2) tool
platform is introduced, and the different dynamic modeling options and
modular usage approaches are highlighted. Finally, a brief description of
its implementation and of its graphical user interface (GUI) is given.
3.1 Background
Nowadays, software tools are extensively used in the design and analysis pro-
cess of power electronics. However, most of the tools available on the market
focus only on the mechanical, electrical or thermal modeling aspects. The
few available reliability-oriented software solutions [44, 45], employ Physics-
of-Failure (PoF) models or approaches in order to determine the reliability
performance of microelectronic components/systems. Due to the fact that
most microelectronics-based PoF models cannot be scaled for power elec-
tronics, the given tools have limited usability when estimating the lifetime
of power electronic systems. Thus, there is still a lack of software solutions,
which can facilitate the DfR approach for power electronics.
Consequently, in order to address this issue and to reduce the reliabil-
ity assessment time, a software tool platform, which assists in the lifetime
evaluation of power electronics systems is proposed and developed.
35
Chapter 3. Design for Reliability and Robustness (DfR2) Tool Platform
3.2 Main Framework
Keeping in mind the model-based reliability assessment procedure presented
in Chapter 2, the following fundamental requirements are set for the pro-
posed Design for Reliability and Robustness (DfR2) tool platform and its
main framework:
• User-friendly interface – Provide a compact and easy-to-use graphical
interface, which can facilitate a straightforward understanding of the
inputs, procedures, and outputs, of each modeling phase of the relia-
bility estimation process.
• Modularity – Allow the user the freedom to easily switch between var-
ious applications, components, mission profile input levels, etc., and to
utilize the tool according to his/her available data.
• State-of-the-art models – Implement state-of-the-art models for charac-
terizing the dynamic behavior of power electronic components in terms
of power losses, thermal loading and reliability performance.
• Component-level reliability – Provide the capability of performing the
reliability analysis on various components of the power electronic sys-
tem (e.g., power devices, DC-link capacitors, etc.).
• System-level reliability – Estimate the system-level reliability based on
the determined individual wear-out failure of the components, and on
other statistical failure information.
• Accelerate the reliability assessment process time – Use computational-
efficient analytical models, which facilitate a fast transition from input
mission profiles to the required component/system reliability metrics.
Fig. 3.1: General overview of the developed DfR2 tool framework based on the approach pre-
sented in Chapter 2 [C4].
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Based on the above-set objectives, a general overview of the DfR2 tool
framework can be defined as shown in Fig. 3.1. According to the user-input
mission profiles and system specifications, state-of-the-art system/component-
level models are used in order to describe the dynamic behavior of the com-
ponents of interest, and to estimate their reliability performance. The in-
teraction between the user and the employed models is assured through a
graphical user interface (GUI), and thus facilitating a fast and easy-to-use
implementation approach [C4].
As shown in Fig. 3.1, the multi-timescale modeling concept (Timescale
I — Timescale III) is employed at both system and component level. The
concept was first introduced in [64], and allows for the integration of the
various time constants of the power electronic system, which range from mi-
croseconds (e.g., device switching) to days or even years (e.g., environmental
temperature variations). According to the given concept, the three timescale
implementations presented in Fig. 3.2 are included within the DfR2 tool [C4]
and can be used for modeling the system dynamics and the electro-thermal
behavior of power electronics.
Timescale I employs steady-state analytical models in order to calculate
the electrical and thermal loading of the components under the designated
mission profiles and operating conditions. Due to the fact that no control
and thermal dynamics are included within this modeling implementation ap-
proach, the computational demand is kept at a minimum, and thus making it
Fig. 3.2: Different dynamic modeling approaches included within the DfR2 platform (based on
the multi-timescale concept presented in [64]).
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suitable for long-term (e.g., monthly, annual) mission profiles. On the other
hand, Timescale II uses averaged models over one fundamental period/cycle
in order to determine the dynamic behavior of the system/component. Thus,
a higher degree of accuracy and detail over the electrical and thermal dynam-
ics is obtained, at the expense of more required processing power/time. As a
result, this modeling approach is best suited for short (milliseconds) and mid-
term (hours) mission profiles. Finally, by employing circuit level simulations,
Timescale III provides the highest level of dynamic modeling accuracy, whilst
drastically increasing the complexity of the models, and the computational-
demand. Thus, due to simulation time constraints, this modeling approach
should not be applied for long-term mission profiles, but rather for short-
term profiles, with a time range from milliseconds to seconds.
Therefore, based on application, input mission profiles and/or available
data, the user can choose which of the three implemented timescales presents
the optimum balance between accuracy level and computational-demand.
Another key aspect of the proposed DfR2 tool is its modular implemen-
tation approach, which can be highlighted in its main framework shown in
Fig. 3.3. Similar to the model-based reliability assessment procedure pre-
sented in Chapter 2, the overall flow of the DfR2 is split into six different
steps, with clearly defined inputs/outputs (according to Fig. 2.1), and user
input requirements.
Thus, depending on the available input data, the user has the option to
commence from one of the four mission profile input levels. In doing so, a
high degree of freedom is provided to the user, which can choose how much
detailed system information to include in the reliability analysis. For exam-
ple, power electronics users and integrators typically posses sufficient infor-
mation about the overall system architecture, its parameters, and the envi-
ronmental conditions under which it will be operated, and thus can perform
a detailed reliability analysis starting from the level 1 (L1) mission profiles.
On the other hand, power electronic component manufacturers (e.g., power
modules, capacitors) have little to no information about the application and
environmental conditions under which their mass-produced product will be
utilized. Thus, only considering certain electrical stress estimations and op-
eration ranges, level 3 (L3) mission profiles can be used as a starting point in
the reliability evaluation.
Furthermore, the modular implementation approach used within the main
framework of the DfR2 tool facilitates the use of the proposed platform as a
plug-in for 3rd party software. The user can perform the electrical or thermal
characterization of the system in any of the well established simulation soft-
wares available on the market, and then input the resulting data as level 4
mission profiles and utilize only the reliability-focused parts of the DfR2 plat-
form. This will further extend the "building block" approach of the proposed
tool and reliability assessment procedure, and increase its applicability (fully
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and/or partial) to a wide range of power electronics-based applications.
Fig. 3.3: Detailed framework of the DfR2 tool platform which highlights the inputs/outputs of
each step of the reliability tool, and its necessary user inputs.
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3.3 Design and Implementation
The programming language in which the software is developed needs to be
selected according to the imposed framework requirements and the main
objectives of the DfR2 tool platform. Matlab is a proprietary programming
language, which can allow for relatively fast software development due to
its multitude of toolboxes (e.g., Simulink, Curve fitting, etc.) and predefined
functions. Despite its high computational demands, and despite its high cost,
the easy-to-use and powerful graphical user interface (GUI) development en-
vironment make Matlab the software platform on which the DfR2 tool is
developed.
Moreover, the GUI has been designed according to the layout, color, ty-
pography and theming guidelines provided by the Material Design [87] sys-
tem, which has been proposed by Google. Hence, a comprehensive and user-
friendly experience is provided.
Despite the modular framework implementation of the DfR2 tool, which
can be applied to different applications and a wide variety of system config-
urations, the current version of the developed GUI only supports and covers
the three study-case applications, which will be investigated within this Ph.D.
project: motor drive application, pump drive system and PV applications.
As soon as one of three applications, is selected, the "System Architecture"
panel pops-up and the user is first required to select the desired mission pro-
file input level, according to his available data and to the guidelines presented
Fig. 3.4: GUI of the "System Architecture" panel used for pump drive systems in the DfR2 tool
[C4].
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in the tool framework. Afterwards, as shown in Fig. 3.4, the application-
dependent architecture options (e.g., machine type, inverter type, or system
dynamics modeling procedure) are selected and used in order to define the
overall configuration of the system. Based on the desired configuration, the
components of interest for which the reliability analysis is required, need to
be selected.
Once the system architecture has been configured, and the components
of interest have been selected the user can begin the reliability assessment
process from the "Overview" panel shown in Fig. 3.5. Within this panel the
user will get a clear overview of the steps that need to be undertaken in
order to determine the reliability of the selected components (left-hand side
of Fig. 3.5), and of the results obtained throughout the process. As it can be
noticed, the six-step reliability assessment procedure presented in Chapter 2
and Fig. 3.3 is implemented within the tool.
When pushed, the left-hand side buttons corresponding to each of the
six steps will open a new panel, in which the user is able to perform the
necessary modeling and analysis. For the case presented in Fig. 3.5, the
button corresponding to Step II has been disabled due to the fact that the
level 2 mission profile input has been selected in Fig. 3.4, and thus, there is no
need to perform the system-level mission profile modeling (e.g., mechanical
pump).
As an example, the panel corresponding to the component-level mission
profile modeling (Step IV) is shown in Fig. 3.6. Similar to the other panels
that require modeling of a certain level of the reliability analysis process (e.g.,
Fig. 3.5: GUI of the "Overview" panel used for pump drive systems in the DfR2 tool.
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system-level, converter-level, etc.) the modular implementation approach is
maintained within its design format. The input mission profiles are show-
cased on the left-hand side, the process and modeling procedure take place
in the center part of the GUI, and the resulting outputs are shown in the
right-hand side of the panel. Additional sub-panels, which provide more ad-
vanced modeling options (e.g., loss/thermal characterization, cooling, etc.)
can be accessed by the user from their corresponding buttons.
Once each step is completed the user will return to the main "Overview"
panel, and either continue with the next step in the reliability assessment
procedure, or finalize the analysis by exporting all results as cross-platform
data files, and images.
Fig. 3.6: GUI of the "Component-level mission profile modeling" panel used for pump drive
systems in the DfR2 tool.
3.4 Summary
Within this chapter a MATLAB-based reliability assessment software for power
electronics has been introduced. According to the proposed model-based life-
time evaluation procedure, the main framework of the Design for Reliability
and Robustness (DfR2) tool has been defined, and some of its most partic-
ular features have been presented. Among these, three different system dy-
namic modeling options and their prospective impact on the computational-
efficiency and accuracy of the power electronic models have been briefly de-
scribed. Moreover, the modular implementation approach of the tool, and
ways in which the user can utilize the tool according to his/her available
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data have been succinctly discussed. Finally, the overall implementation ap-
proach of the software tool platform and of the graphical user interface have
been described, and exemplified for a pump drive application.
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Chapter 4
Lifetime Evaluation of Power
Electronic Systems
In this chapter, the Design for Reliability and Robustness (DfR2) tool plat-
form is demonstrated on three different study-case applications. Firstly, the
reliability performance of a three-level neutral point clamped converter used
in motor drive applications is analyzed, and the thermal loading of the de-
vices is verified experimentally on a motor drive mission profile emulator.
Secondly, the DfR2 tool is used to investigate the reliability of the power tran-
sistor, diode, and DC-link capacitor, of a two-level inverter for pump drive
systems. Finally, based on the long-term operating mission profiles of a PV
application, the reliability of its critical components, and of the power stage,
is discussed.
4.1 Background
The reliability-related issues linked to power electronics are frequent occur-
rences in many applications, including grid-connected PV systems [2–4] and
electrical drives [8, 9]. The high failure rate of power electronics has a ma-
jor impact on the overall life-cycle cost and availability of the entire system.
Therefore, due to harsher reliability requirements and cost constraints, sig-
nificant efforts are dedicated during the early design and development stages
in order to identify the critical design weaknesses, and to have a more real-
istic lifetime estimation of the components/system. By doing so, the future
unexpected failures can be reduced, and hence a significant cost reduction
during the life-cycle of the product can be expected.
Thus, the proposed Design for Reliability and Robustness (DfR2) tool plat-
form is demonstrated on three applications in order to highlight its applica-
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bility in the reliability evaluation process of power electronics. It should be
noted that, as mention in Chapter 2, the final reliability assessment of the
power electronic system, accounts not only for the wear-out induced failures,
but also for other possible failure modes (e.g., software, random, etc.).
4.2 Motor Drive Application
The proposed DfR2 tool is used to evaluate the reliability of the power devices
of a three-level neutral point clamped (3L-NPC) converter used in a medium
power motor drive application. A detailed description of the system, and of
its parameters is given in [C6]. The electro-thermal modeling procedure for
the upper MOSFET (T1) and the clamping diode (D5) and its outcomes have
been discussed in detail in [J3] and [C6], and are summarized below.
A typical "Start – Run – Stop" mission profile [C6] is used in order to op-
erate the motor drive application shown in Fig. 4.1. Due to the short term
mission profile range (20 seconds), the Timescale III system dynamic option
discussed in Chapter 3, is selected within the DfR2 tool, and thus high dy-
namic switching frequency models are employed.
Initially, the input speed and torque profiles of the drive are fed into the
converter-level models and the phase voltages and currents of the motor are
analytically determined, and plotted in Fig. 4.2. Afterwards, based on the
duty cycle, modulation technique and the operating principle of the 3L-NPC
converter, the instantaneous currents flowing through the upper MOSFET
(T1) and the clamping diode (D5) are obtained.
The device current stress shown in Fig. 4.3, together with the DC-link volt-
Fig. 4.1: System configuration of a 9.2 kW motor drive application employing a 30 A 1200 V
three-level neutral point clamped converter.
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Fig. 4.2: Voltage and current response of the electrical machine: (a) Phase voltages, and (b) Stator
currents.
Fig. 4.3: Instantaneous current flowing through the selected power devices: (a) Transistor T1,
and (b) Clamping diode D5. [C6]
age, represent the inputs to the power loss and thermal models. According to
the device characteristics provided by the manufacturer in the datasheet, the
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thermal loading of the upper MOSFET and clamping diode can be derived,
assuming a "local" ambient temperature of 20 oC (similar to the ambient tem-
perature conditions from the controlled experimental environment).
Fig. 4.4: Power device thermal behavior: (a) Junction-to-case temperature and (b) Case and heat
sink temperatures. [C6]
Fig. 4.5: Outcomes of the Rainflow counting algorithm applied to the junction temperature of
the clamping diode D5.
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As it can be noted from Fig. 4.4, due to its low duty ratio, the temperature
stress of the MOSFET is much lower than that of the clamping diode. Thus,
since no significant wear-out is expected to occur on the transistor under the
given mission profiles and operating conditions, only the clamping diode is
considered within the reliability evaluation process.
In order to link the thermal stress data of the diode to a lifetime model, the
data are firstly processed and represented in terms of cycle amplitude, mean
value and on-time period with the aid of a Rainflow counting algorithm.
Based on the Rainflow outcomes shown in Fig. 4.5, the LESIT lifetime
model [72] is applied in order to determine the number of cycles to failures
corresponding to each of the thermal cycles. Next, Miner’s linear accumu-
lation rule [74] is used in order to determine the total accumulated damage
which occurs in the clamping diode, as shown in Fig. 4.6a. In order to ob-
tain a more realistic lifetime estimation, the variations which occur in the
lifetime model coefficients and stressors are considered with a 5% deviation
via a Monte Carlo simulation. Thus, the resulting total accumulated damage
distribution is given in Fig. 4.6b.
The B1 lifetime distribution of the clamping diode under the given mis-
sion profiles and operating conditions is determined according to a Weibull
probability density function (pdf), and, as highlighted in Fig. 4.7a, 1% of the
clamping diode population is expected to fail between approximately 13 and
30 years of operation. Finally, the unreliability function of the clamping diode
Fig. 4.6: Total accumulated damage on the clamping diode D5: (a) No variations considered, (b)
Considering a 5% variation in all parameters (e.g., lifetime model coefficients and stressors).
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Fig. 4.7: Reliability metrics of the clamping diode D5: (a) B1 lifetime distribution, and (b) Unre-
liability function.
shown in Fig. 4.7b is computed by means of Weibull cumulative distribution
function (cdf). Since only the reliability performance of the clamping diode
has been investigated and made available for this study-case, the system-
level reliability estimation of the 3L-NPC is not performed due to the lack of
reliability information from the other components of the converter.
4.2.1 Experimental Validation
In order to experimentally validate the electro-thermal loading of the power
devices, a mission profile emulator for motor drive applications is developed.
The hardware setup of the emulator, its control, and its operating principle
have been discussed in detail in [J3] and [C5], and they are only briefly intro-
duced below.
In order to facilitate a fast thermal measurement / reliability prediction
of the power devices used in motor drive applications, a mission profile em-
ulator setup is developed. The emulator allows for the reproduction of the
machine dynamic voltage and current stress under its real-life operating mis-
sion profiles (e.g., speed and torque), without requiring a physical electrical
machine to be installed. This can be achieved by using a 10 kW single-phase
3L-NPC H-bridge converter, as shown in Fig. 4.8, in which the separate test
leg and load leg are responsible for controlling the output AC voltage, and
the output current, respectively [C4].
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Fig. 4.8: Circuit configuration of the mission profile emulator shown in Fig. 4.10, and its corre-
sponding control algorithm [C5].
By applying the same "Start – Run – Stop" mission profiles to the mission
profile emulator circuit, the current and voltage stress shown in Fig. 4.9, can
be obtained on load of the H-bridge converter. Thus, by comparing the re-
sulting electrical load of the emulator with the phase voltages and currents
of the electrical machine plotted in Fig. 4.2, it can be noticed that the results
are in well agreement in terms of both system dynamics and stress level.
The experimental tests are performed on the setup shown in Fig. 4.10, and
Fig. 4.9: Electrical loading of the mission profile emulator load: (a) Voltage, and (b) Current [C5].
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Fig. 4.10: Experimental setup for the motor drive mission profile emulator [J3].
the resulting load current and voltage of the emulator are measured. Based
on the voltage and current waveforms shown in Fig. 4.11, the experimental
results are in good correlation with the simulations, and thus it can be con-
cluded that the mission profile emulator is capable of reproducing the actual
dynamic stress of the electrical drive under its real-life operating profiles.
Finally, once the electrical loading of the drive is accurately emulated, the
Fig. 4.11: Measured load current and voltage on the mission profile emulator load: (a) Full
mission profile, (b) Zoomed View. [C5]
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Fig. 4.12: Temperature measurement of the power devices: (a) Junction-to-case temperature, and
(b) Case temperature [C6].
current and voltage stress of the NPC IGBT module used in the emulator
setup is expected to undergo similar electrical stress levels as in the actual
motor drive application. Therefore, the temperature measurement can be
performed on the clamping diode (D3) and the upper MOSFET (Tb1) of the
open IGBT module (load leg of Fig. 4.8), by means of thermal optic fibers. The
thermal measurements are presented in Fig. 4.12, and are in well agreement
with the results of the thermal modeling shown in Fig. 4.4. However, due to
the low sampling rate of the thermal optic sensor system (approximately 1
kHz), the high dynamic thermal cycles, which occur during the high speed
operation of the drive, could not be measured in this validation.
Nonetheless, it can be concluded that the electro-thermal modeling of
power devices employed within the DfR2 tool is in agreement with real-life
experimental results, and can be confidently used in further reliability anal-
ysis.
4.3 Pump Drive System
The second study-case on which the DfR2 tool is demonstrated, is a typical
pump drive system, which is driven by a permanent magnet synchronous
machine (PMSM). The basic parameters of the study-case application, are
given in Table 4.1. As highlighted in Fig. 4.13, the component reliability
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Fig. 4.13: Typical system configuration for pump drive applications.
Table 4.1: Parameters for the given PMSM-based pump drive system.
Parameter Symbol Value Unit
Rated Power Pn 9000 [W]
Rotor Inertia J 0.0004 [Kgm2]
Stator Resistance Rs 0.2521 [Ω]
Stator Inductance Ls 2.116 [mH]
Nr. Pole Pairs npp 2 [-]
DC-Link Voltage VDC 600 [V]
Switching Frequency fsw 6500 [Hz]
analysis is performed on the upper transistor/diode pair (T1/D1), and on the
DC-link capacitor (C1). On the system-level, the reliability performance of the
power stage sub-systems (e.g., DC-bank, and power module) are investigated.
The input mechanical power of the drive system is expressed in terms
of speed and load torque profiles as shown in Fig. 4.14, and will represent
the inputs to the DfR2 tool, and inherently to the model-based reliability
analysis procedure. Due to the short length of the mission profiles, Timescale
II (discussed in Chapter 3) is selected in the tool, and average fundamental
cycle models are employed.
Based on the analytical dq-reference frame models of the electrical drive
system, the speed and torque mission profiles are converted into the electrical
stress, which occurs on the components of interest. The average fundamen-
tal cycle current stress of the devices are shown in Fig. 4.15, and together
with the DC-link voltage, are then used to calculate the total power losses
generated by each component. Following, the power losses are included in
the component thermal models, and the corresponding thermal stress of each
component, assuming a constant "local" ambient temperature mission profile
of 35oC, is determined.
As shown in Fig. 4.16a, due to the higher electrical stress, the transistor
is subject to more adverse thermal cycling when compared with the diode.
On the other hand, by looking at the hot-spot temperature of the capacitor
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Fig. 4.14: Input mission profile for pump drive system: (a) Speed profile, and (b) Load torque
profile.
Fig. 4.15: Average current over one fundamental cycle flowing through: (a) Power devices, and
(b) DC-link capacitor.
shown in Fig. 4.16b, it can be noticed that unlike power devices, no thermal
cycles are present. This is mainly due to the internal thermal time constant
of the capacitor, which leads to a slower heating process.
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Fig. 4.16: Thermal loading of: (a) Power devices, and (b) DC-link capacitor, under the given
mission profiles.
Fig. 4.17: Individual component reliability metrics: (a) Total accumulated damage, (b) B1 lifetime
distribution.
According to the model-based reliability assessment procedure presented
in Chapter 2, the individual thermal and electrical stress of the components
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are used in order to determine their reliability, according to their empirical-
based lifetime models. Based on the linear accumulation rule, the total accu-
mulated damage, which occurs on the components under the given mission
profiles, is shown in Fig. 4.17a, where it can be noticed that most degradation
will occur on the transistor, followed by the capacitor and diode.
For a better resemblance to the real-life conditions, a 5% variation is con-
sidered in the lifetime model coefficients and in the thermal/electrical stress.
Thus, the B1 lifetime distribution of the components can be obtained by
means of Monte Carlo simulation. As expected, the transistor lifetime dis-
tribution shown in Fig. 4.17b, indicates an operation time between 7 and 13
years, under the given mission profiles and operating conditions. The lifetime
expectancy of the transistor is approximately twice as low as the capacitor,
and approximately three time lower than that of the diode.
By means of Weibull CDF [76], the individual unreliability function of
the components is calculated. Finally, considering other possible occurring
failure modes (e.g., due to human error, and random) as statistical inputs, the
reliability block diagram (RBD) is used in order to determine the unreliability
function of the power module, and of the DC-bank., which are all shown in
Fig. 4.18.
From Fig. 4.18 it becomes clear that the overall reliability performance of
the power module is influenced by each of the six transistors, and thus un-
der the given mission profiles, not being able to fulfill the generic reliability
Fig. 4.18: Unreliability functions of the components/sub-systems of the pump drive power stage.
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targets set for industrial drives (5-20 years), specified in Table 1.1. Therefore,
based on the assumed data, additional system design iterations are recom-
mended until a suitable reliability performance is obtained.
4.4 Single-Stage Grid-Connected PV Application
Finally, the applicability of the DfR2 tool platform for long-term operating
mission profiles is showcased on a PV application. The component and
system-level reliability analysis of typical PV systems have been investigated
in [C3], and the analysis outcomes are summarized in the following.
A 10 kW single-stage grid-connected PV system represents the study case
and its circuit configuration is presented in Fig. 4.19, and its parameters are
given in [C3]. The reliability analysis is performed on the upper transis-
tor/diode pair, on the DC-link capacitor, and on the overall power stage.
The annual solar irradiance and ambient temperature shown in Fig. 4.20
are the environmental mission profiles of the PV system, and represent the
inputs to the DfR2 tool, and to the reliability analysis process. However, as
discussed in Chapter 3, due to the long-term operating profiles, it becomes
computational inefficient to select Timescale II or Timescale III dynamic mod-
eling options within the tool. Consequently, the steady-state modeling pro-
cedure corresponding to Timescale I is chosen. Despite losing information
about the system dynamics, a reasonable computational-time is achieved by
selecting this option.
Based on the look-up table approximation of a 10 kW PV array, the en-
vironmental mission profiles (ambient temperature and solar irradiance) can
be translated into the electrical power of the converter and enclosure temper-
ature of the PV system.
Afterwards, considering the steady-state analytical model of the two-level
voltage source inverter, the annual converter power shown in Fig. 4.21a can
be translated into the current stress of each component of interest. The re-
sulting electrical stress of the selected power devices and DC-link capacitor
Fig. 4.19: Typical system configuration for single-stage grid-connected PV applications [C3].
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Fig. 4.20: Typical environmental mission profiles of the PV system: (a) Solar irradiance, and (b)
Ambient temperature. [C3]
Fig. 4.21: System-level mission profiles under the given environmental conditions: (a) Converter
power, and (b) Enclosure temperature.
is plotted Fig. 4.22, and represents the input to the electro-thermal models.
Unlike the previously investigated study-cases, due to the employed steady-
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state models, the thermal capacitances of the power semiconductor devices
are neglected, within the thermal modeling stage. The temperature stresses
occurring on the components of interest are shown in Fig. 4.23.
Fig. 4.22: Annual component current stress under given environmental mission profiles: (a)
Power devices, (b) DC-link capacitor.
Fig. 4.23: Annual component thermal stress under given environmental mission profiles: (a)
Power devices, (b) DC-link capacitor. [C3]
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Again, based on the resulting thermal stress the reliability evaluation of
the power electronic components is performed. Considering the empirical
CIPS 2008 lifetime model [73] for power devices, and a typical temperature
and voltage dependent model for the DC-link capacitor, the total accumu-
lated damage can be computed. As indicated by Fig. 4.24a, under the given
environmental conditions, the transistor is the most prone-to-failure compo-
nent of the PV power stage, followed closely by the DC-link capacitor. After
considering the variations, which might occur due the inaccuracies in the
measured mission profile, manufacturing process, lifetime model, etc., the
Monte Carlo analysis is performed for a 5% parameter deviation. The re-
sulting B1 lifetime distribution for each component is shown in Fig. 4.24b.
From it, it can be inferred that due to its high susceptibility to parameter
variation, the B1 lifetime of the DC-link capacitor can vary from less than 10
years to approximately 30 years of operation time, and thus a high degree of
uncertainty can be expected.
Finally, considering the individual unreliability function of each compo-
nent and additional possible sources of failure (e.g., random failures, and
software failures), the unreliability of the overall power stage of the PV sys-
tem is calculated and shown in Fig. 4.25. From the power stage unreliability
function shown in Fig. 4.25, the B1 lifetime is approximately 9 years, which is
outside the typical reliability target interval for PV applications (20-30 years)
specified in Table 1.1. Therefore, under the given assumptions, additional
Fig. 4.24: Individual component reliability metrics: (a) Total annual accumulated damage, (b) B1
lifetime distribution.
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Fig. 4.25: Unreliability functions of the individual components and of the power stage of the PV
system.
design effort is need in order to improve the reliability of the power stage,
and of its components.
4.5 Summary
In this chapter, the developed Design for Reliability and Robustness (DfR2)
tool platform has been successfully demonstrated on three different study-
case applications. Initially, the electro-thermal modeling of the upper MOS-
FET and clamping diode of a 3L-NPC used in motor drive applications has
been performed, and the lifetime expectancy of the diode has been estimated.
Moreover, in order to validate the electro-thermal models used within the
tool, a motor drive mission profile emulator has been developed, and used in
order to reproduce the speed and torque profiles of the studied drive system.
The electrical and thermal experimental measurements, have been shown to
be in well agreement with the simulation results. Secondly, the reliability
performance of the components and sub-systems (e.g., power module, and
DC-bank) of a pump drive power stage has been explored, highlighting the
design weaknesses in the power transistor. Finally, the applicability of the
DfR2 tool for the long-term environmental mission profiles of a PV appli-
cation has been studied. Computational-efficient steady-state models have
been employed in order to estimate the reliability of the individual compo-
nents and of the PV system power stage.
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Uncertainties in the Lifetime
Prediction of Power
Electronic Systems
In this chapter, the uncertainty sources of the proposed model-based reliabil-
ity assessment approach are discussed. Initially, the impact of the selected
lifetime model on the reliability of an IGBT switch used in a motor drive ap-
plication is analyzed. Afterwards, the uncertainties correlated to the uneven
thermal distribution among the capacitors of a DC-bank in a single-stage PV
application, are explored. Finally, the impact of the mission profile sampling
rate on the reliability evaluation of a PV inverter, is investigated.
5.1 Background
Because of its mission profile-based implementation and due to the inte-
gration of various modeling approaches and complex physical systems, the
previously presented model-based lifetime prediction method of power elec-
tronics has the potential of providing fast and realistic reliability metrics.
However, despite its close resemblance to the actual real-life operating con-
ditions, the accuracy of the given reliability assessment method and its out-
put lifetime estimation, are still dependent on the correct modeling of each
sub-system, and of the interaction between its different physical layers (e.g.,
electrical, mechanical, thermal). Thus, many factors have the potential of in-
troducing a certain degree of uncertainty within the analysis and inherently
reduce its accuracy in terms of reliability prediction. Among these, environ-
mental/operating mission profiles [40–42], electro-mechanical modeling, loss
and thermal modeling, system dynamics, counting method, lifetime model
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selection [43], etc., are possible uncertainty sources.
Thus, arises the need for better understanding and quantifying of the
main assumptions and error margins introduced by the models used within
the reliability analysis. As a result, by investigating the impact of the life-
time model selection, uneven "local" ambient temperature distribution, and
mission profile resolution, a first step towards quantifying the uncertainties
of the model-based reliability analysis of power electronics is taken in this
Ph.D. project.
5.2 Lifetime Model
The choice of lifetime model can have a significant impact on the predicted re-
liability results. Some of the underlying assumptions related to the empirical-
based lifetime models, include: described failure mechanism, considered
stressors, test device packaging, accelerated test conditions/limits, probabil-
ity of failure, confidence interval, etc. If they are not properly considered
during the lifetime model selection, any of the aforementioned assumptions
may introduce a high degree of uncertainty in the model-based reliability
analysis.
Therefore, the impact of the lifetime model on the reliability prediction of
an IGBT switch used in motor drive applications is discussed in [C2], and the
results summarized in the following.
5.2.1 Component Reliability Modeling
A typical low power three-phase motor drive application is considered as
a study-case. As highlighted in Fig. 5.1, the analysis is performed on the
upper transistor (T1) of the machine-side inverter phase A. The given drive is
subject to the speed and torque operating profiles presented in Fig. 5.2, which
represent a standard ’Start – Run – Stop’ mission profile that the drive needs
to withstand a specified amount of times in order to be considered viable.
Fig. 5.1: Typical system configuration of a low-power three-phase motor drive application [C2].
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Fig. 5.2: Standard ’Start – Run – Stop’ mission profile for motor drives: (a) Speed profile, and (b)
Torque profile [C2].
Fig. 5.3: Junction-to-case thermal behavior of transistor T1 under: (a) Case I – different switching
frequencies, and (b) Case II – different grid voltages, operating conditions [C2].
Following the model-based reliability assessment procedure presented in
Chapter 2, the speed and torque operating profiles represent the inputs to
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the electro-mechanical models of the drive (e.g., converter model, machine
model, etc.), which translate the drive mission profile into the current and
voltage stress of the transistor. Afterwards, assuming a "local" ambient tem-
perature of the transistor T1 of 70oC (worst-case scenario condition), the
electro-thermal models of the power device are employed, and its junction-
to-case temperature can be determined.
In order to facilitate a sensitivity analysis of the IGBT lifetime prediction,
two cases are considered: Case I – fixed grid voltage (Vg = 400 V) and three
different switching frequencies ( fs = 2 kHz, 5 kHz, and 8 kHz), and Case II –
fixed switching frequency ( fs = 5 kHz) and three different grid voltages (Vg =
400 V, 480 V, and 690 V). The temperature stresses of the transistor under each
of the two cases are shown in Fig. 5.3. Based on the obtained thermal stress
of the device, the Rainflow counting algorithm is applied and the resulting
thermal cycle information can be applied to a lifetime model.
Three lifetime models (shown in Table 5.1) are used to estimate the life-
time of the transistor, and they are benchmarked alongside the power cycling
curve data (Reference) provided by the device manufacturer [86]. According
to the resulting consumed B1 lifetime, plotted in Fig. 5.4, it is clear that there
is a significant variation among the employed lifetime models. These differ-
ences are especially clear during the more adverse operating conditions (e.g.,
fs = 8 kHz, or Vg = 690 V), when the thermal stress of the device is outside
of the lifetime model limits.
Fig. 5.4: Transistor consumed B1 lifetime per cycle under: (a) Case I, and (b) Case II, operating
conditions [C2].
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Table 5.1: Analytical equations and limits for study-case lifetime models [C2].
Model No. Model Name Analytical equation
∆Tj [oC] Tjm [oC] ton [s]
Max. Min. Max. Min. Max. Min.
1 Coffin – Manson [71] N f = A · ∆Tj−n 100 30 — — — —
2 LESIT [72] N f = A · ∆Tjα · e
Ea
kb ·Tjm 100 30 100 60 — —
3 CIPS 2008 [73] N f = A · ∆Tjβ1 · e
β2
Tmin+273 · tβ3on · Iβ4B · V
β5
C · Dβ6 150 45 195 42.5 30 2
Fig. 5.5: Transistor B1 lifetime distribution with 90% confidence interval ( fs = 5 kHz, and Vg =
400 V, operating conditions), resulting from the lifetime models specified in Table 5.1 [C2].
5.2.2 Uncertainty Analysis
The results of the uncertainty analysis related to the lifetime model selection
are shown in Fig. 5.5. Based on the probability density function (pdf) of the
results obtained through each lifetime model, important discrepancies in the
lifetime estimation can be observed.
According to the reference manufacturer model, with a 90% confidence
interval (CI), 1% of the population will fail after approximately 45 million
to 65 million cycles, which is more than double the lifetime prediction esti-
mated by Model 1. By employing Model 1, with a 90% CI, the B1 lifetime
distribution of the transistor falls between approximately 20 and 30 million
cycles. Moreover, due to the fact that Model 2, and Model 3 take into account
additional stressors within their analytical equations, the lifetime prediction
estimated by these models is even more pessimistic.
67
Chapter 5. Uncertainties in the Lifetime Prediction of Power Electronic Systems
Fig. 5.6: B1 lifetime distribution of the transistor under different grid voltages: (a) Model 3, and
(b) Reference model generated by the manufacturer from power cycling curve data. [C2]
Fig. 5.7: B1 lifetime distribution of the transistor under different switching frequencies: (a) Model
3, and (b) Reference model generated by the manufacturer from power cycling curve data. [C2]
Finally, in order to investigate how susceptible the lifetime prediction is to
the variations in frequency (Case I) and grid voltages (Case II), a sensitivity
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analysis is performed for the worst-case scenario (Model 3) and best-case
scenario (Reference). As it can be seen from Fig. 5.6 and Fig. 5.7, the lifetime
distribution of the transistor is not as affected by changes in grid voltage, as
it is for switching frequency. This is mainly because the switching frequency
plays a more active role in the thermal loading of the device, and inherently
its reliability performance. Moreover, it can be noticed that Model 3 tends to
be more robust to parameter variations in comparison to the reference aging
model provided by the the manufacturer.
5.3 Uneven Temperature Distribution
The uneven "local" ambient temperature distribution among the components
of the power converter can have a significant impact on their reliability, and
can introduce a high degree of uncertainty in the reliability evaluation pro-
cess. This situation can be highlighted especially when considering DC-link
capacitors, and their highly temperature-dependent lifetime and degrada-
tion. Besides the uncertainties related to the uneven thermal distribution
generated by the mutual-coupling effect between the capacitor and its other
nearby components, the self-heating effect of the capacitor aggravates its op-
erating circumstances and thus, further decreasing its reliability.
Therefore, the uncertainties introduced by the uneven thermal distribu-
tion among the capacitors of a PV application DC-bank, and their impact on
the lifetime distribution are discussed in [J1], and the conclusions are sum-
marized below.
5.3.1 Component Reliability Modeling
A 10 kW single-stage three-phase PV system represents the study-case. As
shown in Fig. 5.8 the DC-bank configuration consists of two capacitors placed
in parallel and two in series. Besides the nominal parameters of the PV
Fig. 5.8: System configuration for a single-stage three-phase PV application. [J1]
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system (which are presented in detail in [J1]), the annual solar irradiance
and ambient temperature, plotted in Fig. 5.9, form the mission profile of the
studied PV application.
The model-based reliability assessment procedure is employed in order
to translate the input environmental mission profiles into the current flowing
through the individual capacitor/DC-bank and into the DC-link voltage. By
means of power loss and thermal models the electrical stress of each individ-
ual capacitor can be converted into its corresponding hot-spot temperature.
It should be noted that two cases are considered: Case I - all four capacitors
of the DC-bank have similar "local" ambient temperatures (Ta,local), thus even
thermal distribution among them, and Case II - all four capacitors of the
DC-bank have different "local" ambient temperatures (assumed, Ta,local,C1 as
reference, Ta,local,C2 = Ta,local,C1 − 1oC, Ta,local,C3 = Ta,local,C1 + 3oC, and Ta,local,C4
= Ta,local,C1 + 4
oC), and thus uneven thermal distribution.
The thermal stress of the capacitors is determined under the defined cases,
and is used to evaluate the reliability of the DC-bank. According to a typi-
cal empirical-based voltage and temperature-dependent lifetime model, the
total accumulated damage of the capacitors can be identified. Following, the
deviations which might occur in the capacitor stressors and lifetime model
coefficients are considered by means of Monte Carlo simulation, and the cu-
mulative failure due to the wear-out is calculated. Finally, the reliability of
the DC-bank is evaluated via the reliability block diagram method.
Fig. 5.9: Annual environmental mission profile for PV applications: (a) Solar irradiance, and (b)
Ambient temperature [J1].
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Fig. 5.10: Even thermal distribution in DC-bank: (a) Total accumulated damage, and (b) Cumu-
lative B1 failure due wear-out. [J1]
Fig. 5.11: Uneven thermal distribution in DC-bank: (a) Total accumulated damage, and (b)
Cumulative B1 failure due wear-out. [J1]
By comparing the total accumulated damages shown in Fig. 5.10a, and
Fig. 5.11a, which result from the two defined cases, it is clear that a small
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"local" ambient temperature variation can have a significant impact on the
damage. This is reflected not only in the reliability performance of each
individual capacitor, but also on the overall reliability of the DC-bank.
Based on the cumulative failure wear-out of the DC-bank shown in Fig. 5.10b,
and Fig. 5.11b, it can noticed that for the given uneven thermal distribution
assumption, a decrease of approximately 20% in the DC-bank B1 lifetime is
estimated. Thus, it can be emphasized that the "local" ambient temperature
can have a significant impact even on the system-level, if not properly con-
sidered and modeled.
5.3.2 Uncertainty Analysis
As highlighted in Fig. 5.12, if a 90% confidence interval is considered, the B1
lifetime distribution of the DC-bank falls between 14 and 20 years of opera-
tion for even thermal distribution assumption, while for the uneven thermal
distribution among the capacitors, 1% of the DC-bank population is expected
to fail between approximately 12 and 16 years.
In addition, the given analysis and assumptions could further facilitate the
Design for Reliability approach. As an example, if a 10 year lifetime require-
ment (typical target for aluminum electrolytic capacitors (E-Cap)) is set for
the DC-bank, from Fig. 5.12 it can be deduced that, under the even thermal
loading condition, between approximately 0.15% and 0.21% of the DC-bank
Fig. 5.12: B1 lifetime distribution of the DC-bank under even and uneven thermal loading con-
ditions. [J1]
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Fig. 5.13: Cumulative failure distribution for even and uneven thermal loading conditions for 10
year lifetime target. [J1]
population is expected to fail, with a 90% confidence interval. On the other
hand, when considering the possible variations in the "local" ambient tem-
peratures among the capacitors, the cumulative failure due the wear-out is
between approximately 0.3% and 0.42%.
5.4 Mission Profile Resolution
The mission profile is one of the key aspects of the Design for Reliability ap-
proach, as it confers a much more realistic modeling and reliability analysis
of the power electronic components/systems. Most commonly, the mission
profiles used within the reliability analysis procedure of power electronics
are field-measured environmental and operating conditions. However, the
optimal methodology for measuring the data is still an open question, es-
pecially when considering the resolution of the data. The sampling rate of
the mission profile influences the timescale of the system dynamic models,
and the amount of information which is measured/considered. If a too low
sampling rate is employed then most probably a high amount of potentially
critical information is missed. On the other hand, a high mission profile res-
olution will lead to more accurate and complete data set, while at the same
time significantly increasing the computational demands for processing the
data.
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Thus, the uncertainties related to the mission profile sampling rate can
have a significant influence on the reliability evaluation of power electronic
systems. As a result, the impact of three different sampling rates (1 minute,
30 minutes, and 60 minutes) on the lifetime assessment of a PV application
power stage is discussed in [C3], and the outcomes are summarized in the
following.
5.4.1 Component Reliability Modeling
A single-stage three-phase PV application, similar to the one presented in
Fig. 4.19, is considered as a study-case. With respect to the input mission
profile, the annual environmental conditions presented in Fig. 5.9 are used.
However, as shown in Fig. 5.14, three different sampling rates (1 minute, 30
minutes, and 60 minutes) are considered.
Again, according to the model-based reliability assessment procedure pre-
sented in Chapter 2, the environmental mission profiles are translated into
the electrical stress of each component of interest (e.g., transistor, diode, and
DC-link capacitor). Afterwards, based on the electro-thermal modeling ap-
proach of power electronics, the thermal stress of the components can be
identified.
However, since the impact of the various sampling rates are not clearly
noticeable from the annual thermal data presented Fig. 4.23, the Rainflow
Fig. 5.14: Solar irradiance under the selected mission profile sampling rates: (a) Annual profile,
and (b) Daily profile.
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Fig. 5.15: Representation of the junction temperature of the transistor in terms of cycle amplitude
(Rainflow outcome) [C3].
Fig. 5.16: Representation of the junction temperature of the diode in terms of cycle amplitude
(Rainflow outcome). [C3]
counting algorithm is applied, and the resulting thermal cycles and corre-
sponding amplitudes are plotted in Fig. 5.15 for the transistor, and in Fig. 5.16
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for the diode. Now it becomes obvious that for both power devices, the total
number of captured cycles is decreasing with lower sampling rates. There-
fore, the high sampling rate is able to obtain a more precise thermal loading
profile by also including the short duration thermal cycles. Inherently, these
cycles lead to additional damage on the devices.
As expected, by looking at the transistor and diode unreliability curves,
shown in Fig. 5.17a, and Fig. 5.18a respectively, it can be observed that the
higher the sampling rate the lower the lifetime expectancy of the device.
On the other hand, for the DC-link capacitor, the thermal stress can be ap-
plied directly to the lifetime model, without requiring any post data process-
ing by any counting method. Although, it should be noted that the thermal
time constant of the capacitor is much higher than that of the power semicon-
ductors. As result, usually, for the high sampling rates, the capacitor does not
manage to achieve its steady-state temperature, before another power pulse
is applied.
Thus, as it can be seen in Fig. 5.19a, the low sampling rates (e.g., 30 min-
utes, and 60 minutes) are usually higher than the thermal time constant of
the capacitor (approximately 10 minutes), and thus allowing the capacitor to
heat up to its steady-state condition.
By employing the RBD method, the unreliability of the power stage (in-
verter and DC-bank) can be determined. Due to the fact that the power
transistor is the most critical component of the system, it will have the largest
impact on its lifetime. Therefore, as it can be seen in Fig. 5.20a, the higher the
sampling rate, the lower the lifetime estimation of the power stage.
5.4.2 Uncertainty Analysis
The uncertainty analysis is performed for all three selected mission profile
resolutions at both component, and at system-level.
The annual accumulated damage distributions for the power transistor
and diode, considering 90% confidence intervals, are shown in Fig. 5.17b,
and Fig. 5.18b, respectively. For both components, the damage distribution
corresponding to the lowest (1 minute) sampling rate presents the most ad-
verse effects on the wear-out of the power devices. The opposite behavior is
observed for the capacitor, where the low sampling rates present the highest
annual damage distribution, due to the its slow thermal time constant.
On the system-level, the B1 lifetime distribution of the power stage is
shown in Fig. 5.20, from which it can be noticed that with a 90% confidence
interval, 1% of power stage population are subject to failure within 6 to 8
years for the 1 minute sampling rate. On the other hand, when considering
a 60 minute mission profile resolution, a B1 lifetime distribution between 9
and 13 years is estimated, consisting of an increase of approximately 50%
compared to the 1 minute sampling rate. Finally, the annual accumulated
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Fig. 5.17: Transistor reliability metrics under the selected mission profile sampling rates: (a)
Unreliability curve, and (b) Annual accumulated damage distribution. [C3]
Fig. 5.18: Diode reliability metrics under the selected mission profile sampling rates: (a) Unreli-
ability curve, and (b) Annual accumulated damage distribution. [C3]
damages at component/system-level for all three sampling rates are bench-
marked in Fig. 5.22.
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Fig. 5.19: Capacitor reliability metrics under the selected mission profile sampling rates: (a)
Unreliability curve, and (b) Annual accumulated damage distribution. [C3]
Fig. 5.20: Power stage reliability metrics under the selected mission profile sampling rates: (a)
Unreliability curve, and (b) B1 lifetime distribution. [C3]
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Fig. 5.21: Experimental setup of H-bridge test converter.
Table 5.2: Basic parameters of the H-bridge test bench [88].
Parameter Value Unit
Filter inductance 1.5 [mH]
DC-link voltage 400 [V]
Rated power factor −1 [-]
Rated peak current 20 [A]
Fundamental frequency 10 [Hz]
Switching frequency 10000 [Hz]
5.4.3 Experimental Validation
In order to experimentally validate the impact of different mission profile
sampling rates on the reliability evaluation of power electronics, a H-bridge
test bench is used [88]. The rated parameters of the test setup are given in
Table 5.2. The two-level test converter together with the optical thermal fiber
measurement system are shown in Fig. 5.21, and are used in correlation with
a Chroma Solar Array simulator. Therefore, according to the input PV mis-
sion profiles (e.g., solar irradiance, and ambient temperature) and selected PV
panel characteristics, the solar array simulator will emulate the correspond-
ing electrical behavior on the test module.
The annual PV mission profile cannot be used during the experiments,
due to unrealistic test time requirements. However, a daily mission profile
can provide representative information about the influence of the mission
profile resolution, within reasonable testing time. Furthermore, two testing
conditions are considered during the experiments: cloudy day mission pro-
file, and clear day mission profile.
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The cloudy day solar irradiance and ambient temperature mission pro-
files, under the selected 1 minute, 30 minutes and 60 minutes sampling rates,
are shown in Fig. 5.24, Fig. 5.25, and Fig. 5.26, respectively. The mission
profiles are imported in the solar array simulator, and the resulting junction
temperature of the transistor is measured each 100 milliseconds, and plotted
next to its corresponding mission profile. It is obvious that with a lower res-
olution, much of the potentially-critical thermal cyclical information is lost.
On the other hand, as shown in Fig. 5.27, Fig. 5.28, and Fig. 5.29, when con-
sidering the clear day condition, the sampling rate does not present as much
of an impact on the transistor thermal measurement as for the cloudy day
mission profile.
In order to quantify the impact of the mission profile resolution for the
two test conditions, the measured transistor temperature is analyzed through
a Rainflow counting algorithm. The resulting thermal cycle information is
used in correlation with the LESIT lifetime model, in order to determine the
total accumulated damage generated by each test condition. The results are
summarized in Fig. 5.23. For the cloudy day condition, the results validate
the hypothesis that a lower mission profile resolution will result in a lower
damage (and higher lifetime estimation) on the power device, due to the
omitted thermal cycle information. A significant difference of approximately
27% can be noticed in the damage estimation between the 1 minute sampling
rate and the 60 minutes sampling rate. However, as expected for the clear day
condition, the mission profile resolution does not have any major impact on
the total damage, which occurs on the device. The relatively small differences
in the resulting accumulated damages can be further associated with thermal
measurement errors.
5.5 Summary
In this chapter, an initial step has been taken towards understanding and
quantifying the existing uncertainties within the model-based reliability as-
sessment procedure. As a result, the impact of the lifetime model, uneven
"local" ambient temperature distribution, and mission profile resolution, on
the lifetime of power electronic components/systems has been studied. The
lifetime model selection plays a crucial role in the overall accuracy of the
reliability estimation. However, in this chapter it has been shown that the
lifetime estimation of power transistors in motor drive applications can vary
up to 50% only due to the uncertainties related to the lifetime model. A
similar conclusion has been drawn from investigating the uncertainties in-
troduced by the uneven thermal distribution among the capacitors of a DC-
bank, where even small changes in the "local" ambient temperature of the
capacitors, can lead to up to 20% variations in the lifetimes estimation of the
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Fig. 5.22: Calculated annual accumulated damage under the selected sampling rates and simu-
lated annual mission profile conditions. [C3]
Fig. 5.23: Calculated daily accumulated damage under the selected sampling rates and experi-
mental daily mission profile conditions.
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Fig. 5.24: Cloudy day condition with 1 minute sampling rate: (a) Solar irradiance profile, (b)
Ambient temperature profile, and (c) Measured junction temperature of the transistor.
Fig. 5.25: Cloudy day condition with 30 minutes sampling rate: (a) Solar irradiance profile, (b)
Ambient temperature profile, and (c) Measured junction temperature of the transistor.
Fig. 5.26: Cloudy day condition with 60 minutes sampling rate: (a) Solar irradiance profile, (b)
Ambient temperature profile, and (c) Measured junction temperature of the transistor.
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Fig. 5.27: Clear day condition with 1 minute sampling rate: (a) Solar irradiance profile, (b)
Ambient temperature profile, and (c) Measured junction temperature of the transistor.
Fig. 5.28: Clear day condition with 30 minutes sampling rate: (a) Solar irradiance profile, (b)
Ambient temperature profile, and (c) Measured junction temperature of the transistor.
Fig. 5.29: Clear day condition with 60 minutes sampling rate: (a) Solar irradiance profile, (b)
Ambient temperature profile, and (c) Measured junction temperature of the transistor.
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DC-bank. Finally, the impact of various mission profile resolutions on the
lifetime of power devices, DC-link capacitors, and the inverter power stage
has been studied. The results have shown that a higher sampling rate may
lead to a decrease in the lifetime estimation of power devices, while resulting
in an increase in the reliability estimation of DC-link capacitors. Moreover, a
50% variation between the lifetime distribution of the power stage estimated
via the 1 minute sampling rate and through the 60 minute sampling rate has
been observed. Experimental tests have been performed in order to validate
the outcomes, and the results indicate that during the cloudy day operation
of the PV systems, a 27% difference in the daily accumulated damage can be
observed between the 1 minute and 60 minutes sampling rates. On the other
hand, the experimental results have shown that the mission profile resolu-
tion has no significant impact on the device damage during clear day condi-
tions. Consequently, the low sampling rate mission profile can be utilized for
fast and computational-efficient life-cycle assessment, without sacrificing too
much of the expected accuracy.
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Conclusions
This chapter summarizes the main results and research outcomes of the Ph.D.
project Model-based reliability analysis of power electronic systems. A brief sum-
mary of the thesis is initially given, and afterwards, the research contributions
are highlighted. Finally, the future research perspectives are discussed.
6.1 Summary
In order to improve the reliability performance of the power electronic sys-
tem, and to facilitate the Design for Reliability (DfR) approach, the main focus
of this Ph.D. project is to enable a fast and realistic model-based lifetime eval-
uation procedure for power electronics. Modern day challenges linked to the
reliability of power electronics have been discussed within this thesis, and
the corresponding solutions have been identified and proposed, in order to
address those issues. The results and research outcomes of this Ph.D. project
have been summarized in the form of a Ph.D. thesis based on a collection of
papers. A brief outline of the Ph.D. thesis is given in the following.
In Chapter 1, the main challenges related to the reliability of power elec-
tronic systems, and their impact on the overall life-cycle cost, safety, and
availability, of different applications have been discussed. In order to fulfill
the more and more stringent reliability requirements and cost constraints,
significant emphasis is placed, during early design and development stages,
on evaluating the reliability performance of the power electronic compo-
nents/systems, and preventing future unexpected failures. However, conven-
tional reliability engineering practices, used for assessing and improving the
reliability of power electronics, are still relatively expensive, inefficient, and
time-demanding. As a result, due to its implementation based on Physics-of-
Failure (PoF) models and understandings, the DfR approach has been gaining
more and more attention in recent years.
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Nonetheless, one potential problem related to the DfR approach is its dif-
ficult implementation. The fact that this method integrates various complex
physical layers (e.g., mechanical, electrical, thermal) of the power electronic
system, which may greatly differ from one application to another, results in
a challenging implementation and execution. Consequently, in Chapter 2, a
modular model-based reliability assessment procedure for power electronics
is proposed, as a prospective solution for this issue. The six main "building
blocks" of the proposed lifetime evaluation method, together with their cor-
responding inputs and outputs have been introduced. The functionality of
each block has been described in detail, and the ’Component-level Reliabil-
ity Modeling’ phase has been exemplified for power semiconductor devices,
DC-link capacitors, and metal-oxide varistors.
Another issue linked to the reliability of power electronic systems, and
discussed in Chapter 1, is the lack of reliability-oriented software tools focus-
ing on power electronics. Therefore, in order to address this issue, the Design
for Reliability and Robustness (DfR2) tool platform has been developed, and
presented in Chapter 3. The main framework of the DfR2 software has been
built based on the proposed model-based reliability assessment procedure.
Some of its particular features, such as, different mission profile input levels
for improved modularity, or different system dynamic models (timescales) for
better accuracy/computational-efficiency, have been highlighted. Addition-
ally, in order to provide a user-friendly experience, an easy-to-use graphical
user interface has been developed, and briefly introduced.
In order to demonstrate the applicability of the proposed reliability as-
sessment method and software tool, the lifetime evaluation of three different
study-case applications has been carried out in Chapter 4. Initially, the relia-
bility of the upper transistor and clamping diode of a three-level neutral point
clamped module used in motor drive applications has been investigated.
Moreover, in order to validate the electro-thermal models used within the
DfR2 tool, a motor drive mission profile emulator system has been developed
and used in order to accurately reproduce the voltage and current loading of
the motor drive. As a result, the thermal measurement could be carried out
on an open IGBT module, and concluding that the simulation results are in
well agreement with the experiments. Secondly, a typical pump drive system
has been used as study-case in order to successfully apply the reliability tool,
and to evaluate the lifetime, at both component-level (e.g., power transistor,
diode, and DC-link capacitor), and at sub-assembly level (e.g., power module,
and DC-bank). Lastly, the DfR2 tool has been demonstrated for a single-stage
grid-connected PV application operating under long-term mission profiles,
highlighting the fact that by employing the steady-state system dynamics
model, the reliability analysis can be performed without overwhelming sim-
ulation times.
One last concern which has been discussed in Chapter 1, is related to the
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accuracy of the models used within the reliability assessment method, and
the possible uncertainties which might be generated. As a result, in Chap-
ter 5, an initial step has been taken towards understanding the underlying
assumptions and quantifying the uncertainties introduced by the different
modeling stages of the model-based reliability assessment procedure. Here,
the uncertainties introduced by the lifetime model selection have been in-
vestigated for an IGBT switch of a motor drive application, and it has been
observed that the reliability prediction can vary to up to 50% depending on
the selected lifetime model. A similar issue has been noticed when investi-
gating the uncertainties resulting from uneven "local" ambient temperature
distribution among the capacitors of the DC-bank. If it is not properly con-
sidered during the modeling phase, up to a 20% deviation in the lifetime
of the DC-bank can be expected. Finally, the impact of the mission profile
sampling rate has been investigated for the components of a PV system, and
it has been concluded that a lower mission profile resolution will lead to a
decrease in the lifetime estimation of power devices, and an increase in that
of the capacitors. The hypothesis has been experimentally verified for power
devices, and a 27% decrease in estimated damage has been observed between
the high (1 minute) and low (60 minutes) sampling rates.
6.2 Main Contributions
The main research contributions of this Ph.D. project are summarized below:
Modular model-based reliability assessment procedure
A modular model-based reliability assessment method for power electronics
has been proposed. Due to its "building block" implementation approach,
and due to its clearly defined inputs and outputs for each block, the proce-
dure can easily be adapted and applied to a wide variety of applications. Its
mission profile-based approach make it suitable for being employed during
early development stages of power electronic components and/or systems,
in order to get a fast and realistic reliability estimation, and also to identify
any major design weaknesses in power electronic products.
Design for Reliability and Robustness (DfR2) tool platform
The Design for Reliability and Robustness (DfR2) tool platform has been de-
veloped on the basis of lack of market-available reliability tools for power
electronics. Its modular implementation approach based on different mis-
sion profile input levels, make it useful for both power electronics manufac-
turers, and users. Due to its integration of various system dynamic mod-
els, it provides the user the freedom to choose between the necessary level
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of detail/accuracy and computational/time-demand. The developed user
friendly graphical user interface (GUI), provides an easy-to-use experience
and a straightforward understanding of the inputs and outputs of the relia-
bility analysis process.
Impact of uncertainties on the lifetime of power electronics
The impact of various uncertainty sources on the lifetime prediction of power
electronic components/systems has been investigated. The reliability analy-
sis of power electronics has been performed, and the deviations introduced
by the lifetime model selection, uneven "local" ambient temperature distri-
bution, and mission profile resolution have been analyzed. This serves as a
first step in quantifying the error margins introduced by the different mod-
els used in the model-based reliability assessment procedure, and inherently
improving the confidence of the reliability prediction.
Mission profile emulator for motor drive applications
A mission profile emulator for motor drive applications has also been devel-
oped. Based on a three-level neutral point clamped H-bridge converter, the
voltage and current loading of the motor drive can be accurately reproduced
on the load of the emulator, without needing an actual physical machine.
Based on the speed and torque mission profiles and on the machine param-
eters, the designed control algorithm can emulate the electrical loading of
the machine in terms of both system dynamics and stress level. Thus, de-
tailed testing and measurements can be performed on the available open
IGBT module, under real-life motor drive operating conditions.
6.3 Research Perspectives
Despite investigating several aspects of the model-based reliability analysis of
power electronics, there are still potential issues and challenges which need
to be addressed:
• Within the model-based reliability assessment procedure presented in
this Ph.D. project, only the electrical and thermal stressors of power
electronics have been considered. Thus, in order to cover a wider range
of potential failure modes, additional stress sources such as, relative
humidity or vibration need to be taken into account.
• The currently employed lifetime models for power devices and DC-link
capacitors, are based on extensive power cycling tests. However, the
resulting lifetime/degradation models are specific for a certain failure
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mechanism, device packaging/technology, etc., and might not be gen-
erally applicable. Thus, it could be interesting to have a more in-depth
analysis on the root failure causes, and into analytical modeling of the
occurring failure mechanisms, which will inherently further facilitate
the transition to the PoF approach in power electronics.
• During this Ph.D. project only specific uncertainty sources have been
investigated. Therefore, in order to get a clear overview of the level of
uncertainty within the model-based reliability assessment procedure,
each step/model, needs to be carefully analyzed and its underlying
uncertainties quantified. Some potentially critical uncertainty sources
are the electro-thermal modeling, counting method, and/or selected
system dynamics.
• Although, most state-of-the-art electro-thermal modeling procedures
and analytical models, have been experimentally validated through-
out the literature, the models have been developed and tested under
steady-state conditions. Thus, due to growing demand for mission
profile-based testing and analysis, it could be interesting to investigate
the accuracy and robustness of the given models under dynamic test
conditions.
• Accelerated lifetime tests (ALT) are, and will still be, an important part
of the reliability assessment/validation process of power electronics.
Thus, the Design for Reliability and Robustness (DfR2) tool platform
should be further developed, in order to assist the user in determin-
ing the suitable stress levels and required number of samples, for op-
timal reliability testing of power electronic components, under reason-
able testing time and specified mission profiles.
• In order to potentially fill the market gap related to reliability-oriented
software solutions focusing on power electronics, the DfR2 tool should
evolve towards fulfilling industry-related practical needs, and thus tran-
sitioning towards a commercially-viable software solution.
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Abstract 
 
        Because of the high cost of failure, the reliability performance of capacitors is becoming a more and more 
stringent factor in many energy conversion applications. Since temperature is one of the main stressors that leads 
to the wear-out of capacitors, it is important to understand the uncertainties introduced by the capacitor thermal 
modelling within its reliability prediction process. Thus, in this paper, the uncertainties introduced by uneven 
thermal loading, and their impact on the reliability of a photovoltaic application DC-bank are investigated. Based 
on a generic model-based reliability assessment procedure, a reliability evaluation tool is initially developed and 
used in order to quantitatively analyse the impact of these uncertainties. The lifetime evaluation of the individual 
capacitors/DC-bank is estimated and afterwards benchmarked under even/uneven thermal loading conditions.  The 
outcomes of the uncertainty analysis indicate that the uneven thermal distribution among DC-link capacitors can 
have a significant impact on both component and system-level reliability performance.   
  
 
 
1. Introduction 
 
 Due to their essential role within many 
applications, the reliability of the power converters is 
one of the main factors that influences the overall 
efficiency and cost of the system [1]. However, as it 
has been shown in [2], based on failure information of 
a photovoltaic (PV) plant operated throughout the 
course of 5 years, the inverter represents one of the 
most critical sub-assemblies of the PV system. 
 Consequently, numerous studies have been 
carried out in order to determine the main causes of 
failure in power electronic systems, and it has been 
concluded that the capacitors are among the most 
fragile components of the power converter, with 
respect to reliability [3]. According to [4], the 
predominant sources of stress in electronic equipment 
are the steady state and cycling temperatures, which 
are mainly caused by the fluctuating load of the 
converter and environmental temperature variations, 
which can lead to a faster wear-out. The unexpected 
wear-out failures of the capacitors [5] will lead to an 
increase in maintenance cost, and a cutback in the 
total energy production of the system, and thus 
resulting in a higher cost of energy conversion. 
 In order to address the given issue, and to achieve 
a better balance between lifetime and cost, a more 
accurate reliability assessment procedure for the DC-
link capacitors is required. By understanding the 
underlying uncertainties and assumptions behind the 
model-based reliability assessment analysis [6], a 
more confident lifetime estimation can be achieved. 
Many of these uncertainties can be introduced either 
by the operating/environmental mission profiles [7], 
loss and thermal behavior modeling, damage 
accumulation method or by the lifetime model itself 
[8]. 
 The uncertainties related to the thermal modelling 
of the capacitor are mainly caused by the self-heating 
effect (internal temperature rise) induced by the 
variations in the ESR and/or capacitance. Additional 
uncertainties are caused by the mutual-coupling effect 
between the different capacitors of the DC-bank, 
which will result in a difference in case temperature, 
and inherently in the lifetime expectancy. 
 Thus, in this paper, a method to quantitatively 
analyze the impact of these uncertainties on the 
 
 
Fig. 1. System diagram of PV application study-case. 
capacitor reliability prediction is proposed. According 
to a generic reliability assessment procedure, a model-
based reliability evaluation tool is initially proposed 
and used in order to estimate the component/system-
level reliability for a 3-phase photovoltaic application 
study-case, as shown in Fig.1. Finally, the uncertainty 
analysis is performed under even and uneven thermal 
loading conditions, and the outcomes are highlighted 
and benchmarked. 
 
2. Model-based reliability assessment procedure 
for DC-link capacitors 
 
 A generic reliability assessment procedure has 
been developed and presented in Fig. 2. The given 
method can be successfully applied for both active [9] 
and passive power electronic components, but within 
this paper it will be used in order to investigate the 
lifetime estimation of the capacitors/DC-bank of the 
study-case PV application.  
 
2.1. Mission profiles and system specifications 
  
 The annual environmental mission profiles 
shown in Fig. 3, together with the system 
specifications given in Table 1, will represent the 
inputs to the system-level mission profile modelling 
block. In order to meet the DC-link voltage 
requirements of the study-case application, a DC-
bank configuration consisting of four Nippon Chemi-
con KMQ 400 V 680 μF capacitors connected as 
shown in Fig. 1, are employed.    
 
Fig. 3. Long-term environmental mission profiles of the PV 
systems study-case. 
2.2. Component/system-level reliability evaluation 
 
 During the first stage of the reliability assessment 
procedure the environmental mission profiles and the 
specifications under which the PV system is operated 
are inputted in the system-level models [10], where 
the electro-mechanical dynamic behaviour of the 
study-case PV application will be investigated, and 
thus the converter-level electrical loading can be 
determined.  
 Afterwards, the resulting converter-level mission 
profiles (e.g. converter voltage and current) can be 
introduced into the converter-level mission profile 
modelling block, where the electrical simulation of 
the power converter is performed, and the local 
electrical stress of each component can be identified. 
 In the following, the voltage and current stress of 
the DC-link capacitors will represent the input to the 
component-level mission profile modelling block. 
Within this stage of the capacitor reliability evaluation 
procedure, the electrical stress will be translated into 
the thermal stress (internal hotspot temperature), by 
means of electro-thermal models [11]. The power 
losses generated by the capacitor are calculated 
according to Eq. 1: 
 
      PC,loss = IC,rms2  · ESR(ω)   (1) 
 
where, IC,rms represents the current flowing through the 
capacitor, and ESR(ω) represents the frequency 
dependent equivalent series resistance (ESR) 
characteristic of the capacitor, as given in the 
datasheet. Thus, the hotspot temperature of the 
capacitor is given as,  
  
       Th = PC,loss · Rth + Ta   (2) 
Table 1 
Parameters for PV system study-case 
 
 
Parameters 
 
Symbol 
 
Value 
 
Rated power 
 
Po 
 
10 [kW] 
Fundamental freq. fo 50 [Hz] 
Grid voltage Vgrid 230 [Vrms] 
Switching freq. fsw 20000 [Hz] 
DC-link voltage  Vdc 700 [V] 
Filter inductance 1 Lf1 4.05 [mH] 
Filter inductance 2 Lf2 4.05 [mH] 
 
 
 
where, Rth represents the thermal resistance of the 
capacitor, and Ta represents the local ambient 
temperature [12]. The capacitor thermal resistance 
can either be found in the manufacturer datasheet, or 
it can be determined according to its physical 
dimensions [13]. 
 The component-level mission profiles (e.g. 
hotspot temperature, voltage, etc.) can then be 
translate into the capacitor lifetime estimation by 
means of strength models. Although many capacitor 
lifetime models have been discussed throughout the 
literature [5, 14, 15], a simplified model for aluminum 
electrolytic capacitors will be employed: 
 
𝐿𝐿 =  𝐿𝐿0 ∙  �
𝑉𝑉
𝑉𝑉0
�
−𝑛𝑛1
∙ 2
𝑇𝑇0−𝑇𝑇
𝑛𝑛2                                   (3) 
 
where, L and L0 are the lifetimes under operating and 
reference conditions, respectively, V is the voltage 
under operating condition, V0 is the voltage under 
reference condition, T represents the temperature 
under use condition and T0 is the temperature under 
reference condition. Additionally, n1 represents the 
voltage stress exponent (usually varies between 3.5 
and 9.4) and n2 represents the temperature stress 
exponent (varying between 10 and 13) [5]. 
 Finally, the reliability information of each 
individual capacitor can be used in order to determine 
the reliability of the DC-bank, through Reliability 
Block Diagram (RBD) analysis [16]. Thus, the 
unreliability of the DC-bank sub-assembly can be 
calculated according to the following equation [17]: 
 
𝐹𝐹𝑠𝑠𝑠𝑠𝑠𝑠(𝑡𝑡) = 1 −∏(1 − 𝐹𝐹𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶(𝑖𝑖)(𝑡𝑡))                  (4) 
 
where, Fsub represents the sub-system failure function, 
and Fcomp(i) represents the individual component 
failure function.  
 
2.3. Reliability assessment tool platform  
 
 In order to facilitate a fast and straightforward 
reliability analysis, all the models employed in the  
 
 
Fig. 4. DfR2 reliability tool – Graphical interface [9]. 
 
reliability assessment procedure have been 
implemented in a tool (Design for Reliability and 
Robustness – DfR2), as shown in Fig. 4. The main tool 
framework has been designed with a generic and 
modular approach in mind, and thus allowing for 
various power electronic applications to be 
implemented in investigated according to the 
reliability evaluation method presented in Fig. 2.  
 The study-case PV application shown in Fig. 1 
has been integrated in the DfR2 tool, and the capacitor 
reliability evaluation has been carried out based on the 
mission profiles shown in Fig. 3, and under the 
assumption that the temperature is evenly distributed 
among all four capacitors of the DC bank. Thus, as 
expected, the resulting capacitor hotspot temperature 
and accumulated damage, which are presented in Fig. 
5, are the same for all capacitors of the DC-bank. 
 Under the given assumptions, all four capacitors 
will show the same reliability performance. The 
unreliability information of each individual capacitor 
is taken into account and used in order to determine 
the unreliability curve of the entire DC-bank 
configuration.  From the total cumulative failure due 
to E-Cap wear-out shown in Fig. 6, it can be noticed 
that the expected lifetime of the DC-bank is 17 years, 
considering a 1 % probability of failure (B1). 
Moreover, considering a 10 year operating lifespan 
requirement, 0.18 % of the population will fail under 
the given operating conditions and assumptions.   
 
 
Fig. 2.  Generic model-based reliability assessment procedure for DC-link capacitors.  
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Fig. 5. Capacitor stress under even thermal loading.  
Fig. 6. DC-bank unreliability under even thermal loading. 
3. Impact of uneven thermal loading conditions on 
the capacitor reliability prediction 
 Normally, the local ambient temperature among 
the capacitors of the DC-bank is unevenly distributed. 
This is due either because of the mutual-coupling 
effect between the capacitors and/or other power 
components, or due to the different placement of the 
capacitors on the PCB layout [18].  
 Therefore, an uneven thermal distribution is 
assumed among the capacitors of the DC-bank of 
study-case PV applications. The capacitor Cdc1 is 
considered as the reference, Cdc2 is assumed 1oC 
colder, while Cdc3 and Cdc4, hotter by 3oC, respectively 
4oC. The impact of the different local ambient 
temperatures on the hotspot temperatures of the 
capacitors can be clearly seen in Fig. 7. Since 
temperature is the main stressor that leads to the wear-
out of aluminium electrolytic capacitors, it is expected 
that the temperature difference will have a significant 
impact on the lifetime expectancy of the capacitors, 
and inherently of the DC-bank. 
 As shown in Fig. 7, a higher damage will occur 
on the hotter components, with an increase of 
approximately 25% damage increase in Cdc4 with 
respect to the reference Cdc1, and thus leading to a 
shorter lifespan expectancy.  
 The individual reliability metrics of each capacitor 
is used in the RBD analysis in order to determine the 
reliability of the DC-bank, which is shown in Fig. 8. 
The uneven thermal distribution will lead to a 
decrease DC-bank lifetime, with a 14 year lifetime 
expectancy for 1 % probability of failure. The 
decrease in lifetime is more notable especially when 
considering higher probability of failure 
requirements. Considering the 10 year lifetime 
requirement, it can be noticed that approximately 
0.37% is expected to fail. 
 Finally, in order to quantitatively analyze the 
impact of the uncertainties related to uneven thermal 
loading on the lifetime estimation of the 
capacitors/DC-bank, an uncertainty analysis is 
performed. The outcomes of the uncertainty analysis 
are highlighted in Fig. 9 and Fig 10.  
 Considering a 90% confidence interval, the B1 
lifetime expectancy of the DC-bank under uneven 
thermal distribution is between 11.5 and 16.5 years, 
and between 14 and 20 years respectively, when 
considering an even thermal distribution among the 
capacitors. The probability density function (pdf) for 
the two cases can be seen in Fig. 9. 
 Similarly, if the 10 year lifetime requirement is 
considered for the DC-bank, a significant difference 
can be noticed in its cumulative failure distribution, 
under the even and uneven loading conditions. As 
shown in Fig. 10, it can be assumed that with a 90 % 
 
  
Fig. 7. Capacitor stress under uneven thermal loading. 
 
Fig. 8. DC-bank unreliability under uneven thermal loading. 
 
 
Fig. 9. DC-bank B1 lifetime distribution under even/uneven 
thermal loading conditions.  
 
Fig. 10. Cumulative failure under 10 year lifetime 
requirement under even/uneven thermal loading conditions.  
confidence interval the cumulative damage of the DC-
bank under even thermal distribution will be between 
0.14 % and 0.2 %, while for uneven thermal 
distribution between 0.3 % and 0.42 % of the 
population will fail until reaching the specified 
lifetime requirement. 
   
4. Conclusions  
 
 In this paper, the impact of the uneven thermal 
loading condition on the capacitor reliability 
prediction has been investigated. A modular 
reliability assessment procedure for the 
capacitors/DC-bank of a PV application study case 
has been proposed and its models have been briefly 
introduced. The models employed within the generic 
the reliability evaluation method have been integrated 
within a reliability tool (DfR2). The DfR2 tool has 
been used in order to investigate reliability 
performance on both component and system-level of 
DC-bank under even and uneven thermal loading 
conditions. Finally, the outcomes of the uncertainty 
analysis have been investigated by means of 
probability density function, and the results indicate a 
significant deviation in lifetime as a result of uneven 
thermal distribution among the capacitors of the DC-
bank. 
 
References  
 
[1] H. Wang, M. Liserre, F. Blaabjerg, P. de Place Rimmen, 
J. B. Jacobsen, T. Kvisgaard, and J. Landkildehus, 
”Transitioning to physics-of-failure as a reliability 
driver in power electronics,” J. Emerg. Sel. Topics 
Power Electron., vol. 2, no. 1, pp. 97 – 114, 2014. 
[2] L. M. Moore, and H. N. Post, ”Five years of operating 
      experience at a large utility-scale photovoltaic 
generating plant,” Prog. Photovolt.: Res. Appl., vol. 16, 
no. 3, pp. 249 - 259, 2008. 
[3] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. 
Tav, “An industry-based survey of reliability in power 
electronic converters,” IEEE Trans. Ind. Appl., vol. 47, 
no. 3, pp. 1441 – 1451, 2011. 
[4] ZVEI: Die Elektroindustrie, Handbook for robustness 
validation of automotive electrical/electronic modules, 
German Electrical and Electronics Manufacturer 
Association, 2013.   
[5] H. Wang, and F. Blaabjerg, “Reliability of capacitors for 
DC-link applications in power electronics converters – 
An overview,” IEEE Trans. Ind. Appl., vol. 50, no. 5, 
pp. 3569 – 3578, 2014.   
[6] Y. Shen, E. Liivik, F. Blaabjerg, D. Vinnikov, H. Wang, 
and A. Chub, ”Reliability evaluation of an impedance-
source PV microconverter,” in Proc. APEC, Mar. 2018, 
1104 - 1108.   
[7] Y. Zhang, H. Wang, Z. Wang, Y, Yang, and F. 
Blaabjerg, “The impact of mission profile models on the 
 
predicted lifetime of IGBT modules in modular 
multilevel converter,” in Proc. IECON, Oct. 2017, pp. 
7980 – 7985.  
[8] Y. Zhang, H. Wang, Z. Wang, Y. Yang, and F. 
Blaabjerg, “Impact of lifetime model selections on the 
reliability prediction of IGBT modules in modular 
multilevel converter,” in Proc. ECCE, Oct. 2017, pp. 
4202 – 4207.   
[9] I. Vernica, H. Wang, and F. Blaabjerg, “Design for 
reliability and robustness tool platform for power 
electronic systems – Study case on motor drive 
applications,” in Proc. APEC, Mar. 2018, pp. 1799 – 
1806. 
[10] K. Ma, and F. Blaabjerg, “Multi-timescale modelling 
for the loading behaviours of power electronics 
converter,” in Proc. ECCE, Sept. 2015, pp. 5749 – 5756. 
[11] Y. Shen, A. Chub, H. Wang, D. Vinnikov, E. Liivik, 
and F. Blaabjerg, “Wear-out failure analysis of an 
impedance-source PV microinverter based on system-
level electro-thermal modeling,” IEEE Trans. Ind. 
Electron., 2018 (Early Access).    
[12] Y. Yang, K. Ma, H. Wang, and F. Blaabjerg, “Mission 
profile translation to capacitor stress in grid-connected 
photovoltaic systesm,” in Proc. ECCE, 2014, pp. 5479 
– 5486.    
[13] Y. Shen, H. Wang, and F. Blaabjerg, “Reliability 
oriented design of a grid-connected photovoltaic 
microinverter,” in Proc. ECCE, 2017, pp. 81 – 86.    
[14] H. Wang, P. D. Reigosa, and F. Blaabjerg, “A 
humidity-dependent lifetime derating factor for DC film 
capacitors,” in Proc. ECCE, 2015, pp. 3064 – 3068. 
[15] “General description of aluminum electrolytic 
capacitors.” [Online]. Available: 
http://www.nichicon.co.jp/english/products/pdf/alumin
um.pdf    
[16] D. Zhou, H. Wang, F. Blaabjerg, S. K. Kaer, and D. 
Blom-Hansen, ”System-level reliability assessment of 
power stagein fuel cell application,” in Proc. ECCE, 
2016, pp. 1 – 8. 
[17] P. D. T. O’Conor, and A. Kleyner, Practical reliability 
engineering (fifth edition). New York, USA: Wiley, 
2012. 
[18] Z. Wang, F. Yan, M. Xu, Z. Wang, X. Wang, and Z. 
Xu, “Influence of external factors on self-healing 
capacitor temperature field distribution and its 
validation,” IEEE Trans. Plasma Sci., vol. 45, no. 7, pp. 
1680–1688, Jul. 2017. 
 
 
Journal publication 2 [J2] 
 
 
 
 
Optimal derating strategy of power electronics converter for 
maximum wind energy production with lifetime information of 
power devices 
 
I. Vernica, K. Ma, and F. Blaabjerg 
 
 
 
 
The paper has been published in 
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, vol. 6, no. 1, pp. 267 
– 276, 2018. 
 
 
 
DOI: 10.1109/JESTPE.2017.2745714 
© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for 
all other uses, in any current or future media, including reprinting/ republishing this material for 
advertising or promotional purposes, creating new collective works, for resale or redistribution to 
servers or lists, or reuse of any copyrighted component of this work in other works. 
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL. 6, NO. 1, MARCH 2018 267
Optimal Derating Strategy of Power Electronics
Converter for Maximum Wind Energy Production
with Lifetime Information of Power Devices
Ionuţ Vernica, Member, IEEE, Ke Ma, Member, IEEE, and Frede Blaabjerg, Fellow, IEEE
Abstract— One of the most important causes of failure in wind
power systems is due to the failures of the power converter
and due to one of its most critical components, the power
semiconductor devices. This paper proposes a novel derating
strategy for the wind turbine system based on the reliability
performance of the converter and the total energy production
throughout its entire lifetime. An advanced reliability design
tool is first established and demonstrated, in which the wind
power system together with the thermal cycling of the power
semiconductor devices are modeled and characterized under
a typical wind turbine system mission profile. Based on the
reliability design tools, the expected lifetime of the converter for
a given mission profile can be quantified under different output
power levels, and an optimization algorithm can be applied to
extract the starting point and the amount of converter power
derating which is necessary in order to obtain the target lifetime
requirement with a maximum energy production capability.
A nonlinear optimization algorithm has been implemented and
various case studies of lifetime requirements have been analyzed.
Finally, an optimized derating strategy for the wind turbine
system has been designed and its impact has been highlighted.
Index Terms— Converter derating, lifetime estimation, thermal
cycling, wind power system.
I. INTRODUCTION
NOWDAYS, due to the rising interest toward introducingrenewable energy sources, the number of installed wind
turbines and their rated power are increasing rapidly. Previous
studies [1], [2] have shown that one of the main causes of
failure in wind power systems might be the power electronic
converter, which is used to transform the power with variable
frequency voltage produced by the generator into a power
with fixed frequency voltage that can be injected into the
grid. According to [3]–[5], the high probability of failure is
primarily due to the thermal cycling that occurs in the power
semiconductor devices. As presented in [6] and [7], these
adverse temperature swings are mainly caused by the fluc-
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Fig. 1. Conventional reliability assessment flow with high failure cost.
Fig. 2. New and improved reliability assessment flow.
tuating load of the converter and environmental temperature
variations, thus leading to a fast wear-out of the power devices.
As shown in Fig. 1, the conventional reliability improvement
approach of power converters is mainly based on the failure
information and statistics from the field. Due to the fact that
this method is expensive and time-consuming, the need for
prior reliability assessment, during the design and development
phase, arises. Thus, by introducing a reliability evaluation tool
within the initial phases of the product life cycle, as presented
in Fig. 2, the weaknesses and lifetime of the power converter
can be identified before introducing the product into the
market. This tool will help to optimize the behavior and design
of the power converter in order to achieve a better balance
between reliability and cost, and finally result in a significant
cost reduction in the whole lifetime cycle of the product.
In [8]–[10], an advanced approach to estimate the lifetime
of the semiconductor devices in wind power converters is
presented, taking into consideration the thermal loading and
the strength analysis of the devices. Consequently, several
methods for reducing the thermal cycling of the power devices,
and inherently increasing the reliability performance of the
converter, have been proposed in the literature. A novel
reactive current injection method for improving the thermal
distribution among the power devices of a wind power con-
verter is presented in [11]. However, this method leads to
2168-6777 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
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more stress on the power devices, thus resulting in an increase
in power device rating and power converter cost. In [12],
a new space vector modulation technique has been designed in
order to optimize the thermal cycling that occurs in the power
semiconductors of a wind power application. One of the main
drawbacks of the proposed modulation method is that it is only
feasible during low voltage ride through operation. Similarly,
the modulation technique and the switching frequency have
been proposed in [13] as control parameters for active thermal
controls for the power devices. The fact that the method
requires complex control algorithms and real-time junction
temperature feedback, makes it difficult to implement. Thus,
the proper design and operating methods of power converters
for optimized reliability performance and design targets are
still challenging tasks, with little research focus seen in the
existing literature.
As a result, in this paper, a novel converter derating
strategy is proposed in order to overcome the aforementioned
problems. A reliability tool, which will assist in designing
and optimizing the operation of the power converter,
is initially developed. The tools will also facilitate the
optimization of the derating strategy, thus allowing for a
certain lifetime requirement with maximum energy production
throughout the lifetime of the power devices to be achieved.
In order to avoid the limitations associated with linear
optimization algorithms [14], a nonlinear sequential quadratic
programming (SQP) algorithm is employed, resulting in a
more accurate estimation of the optimum operating point of
the converter during the derating period.
This paper is organized as follows. In Section II, the elec-
trical and thermal models of the power converter, together
with the aforementioned lifetime estimation model, have been
designed and an advanced reliability tool is build. The dynamic
behavior of the system is analyzed under typical operating
conditions in Section III, and the resulting thermal loading of
the power devices is used to estimate the total accumulated
damage and lifetime of the power devices. Afterward, a novel
converter derating strategy based on the advanced reliability
tools, which will help improve the lifetime expectancy of the
semiconductor devices, is designed in Section IV. The analysis
of the converter derating method is carried out, and the results
are used in order to highlight the increase in power device
lifetime span. Finally, the conclusions are drawn in Section V.
II. ADVANCED RELIABILITY TOOLS
A. Electrical Model
A typical wind power system is first selected as the study
case. The system consists of a permanent magnet synchronous
generator connected to the grid through a two-level back-to-
back voltage source converter (VSC), as shown in Fig. 3.
At the output of the grid side converter, an LC L-filter is
used in order to eliminate the unwanted harmonics, thus
assuring that the generated voltage corresponds to the grid
code requirements.
In this paper, only the lifetime evaluation for power devices
of grid side converter (as shown in Fig. 3) will be analyzed
and investigated. The system parameters are shown in Table I,
Fig. 3. Typical wind power system with permanent magnet generator.
TABLE I
GRID SIDE CONVERTER PARAMETERS
and the power module choice is a P3 insulated-gate bipolar
transistor (IGBT) module with a rated current of 1000 A.
B. Power Loss Model
Based on the studies carried out in [15]–[20], it has been
concluded that the total power losses of the semiconductor
devices are composed of conduction losses and switching
losses. The conduction losses can be determined using the
following equation:
Pcond@TL/TH = Vcond@TL/TH (iabc)·iabc·dabc (1)
where iabc represents the average current flowing through the
device, dabc is the duty ratio of the transistor or diode, and
Vcond@TL/TH represents the conduction voltage of the power
device at a certain low (TL) or high (TH ) reference junction
temperature. The low and high reference temperatures are
normally given in the device datasheet (i.e., TL = 25 °C and
TH = 125 °C) and are used for enabling the temperature
dependent characteristics of the losses in the power device.
The conduction voltage value is usually provided by the device
manufacturer or it can be easily found through simple curve
fitting by means of the following function:
Vcond@TL/TH (iabc) = Vcond0@TL/TH + (iabc)Bcond@TL /TH (2)
where Vcond0@TL/TH and Bcond@TL/TH represent the fitting
constants resulting from the curve fitting algorithm. Similarly,
the switching losses can be calculated as
Psw@TL/TH = fsw·Esw@TL/TH (3)
where fsw represents the switching frequency and Esw@TL/TH
is the switching energy of the device at a certain low (TL)
or high (TH ) reference junction temperature. If the switching
energy is not given in the device datasheet, the following
function can be used in order to determine it:
Esw@TL/TH =
(
Vdc
Vtest
)K
[S1 · (iabc)2 + S2 · iabc + S3] (4)
where Vtest represents the test voltage at which the switch-
ing energy characteristic was measured, K represents a
VERNICA et al.: OPTIMAL DERATING STRATEGY OF POWER ELECTRONICS CONVERTER FOR MAXIMUM WIND ENERGY PRODUCTION 269
Fig. 4. Device switching characteristics.
scaling factor, and S1,2,3 represent the fitting constants resulted
from Fig. 4.
Due to the dependence between the loss characteristics and
temperature, which are discussed in [15]–[20], the junction
temperature (Tj ) of the power device can be introduced
as a feedback from the thermal model. Thus, the conduc-
tion or switching losses of the transistor or diode can be
computed using the following equation:
Psw/cond@Tj =
Psw/cond@TH − Psw/cond@TL
TH − TL · (Tj − TL)
+ Psw/cond@TL . (5)
The total losses of the power semiconductor device can be
found by adding together the conduction and switching losses
Pdevice@Tj = Pcond@Tj + Psw@Tj . (6)
Finally, based on the power loss equations, the general
average switching cycle power loss model for either the
transistor or diode can be build according to the block diagram
shown in Fig. 5. The Instantaneous Conduction Loss Func-
tion and the Instantaneous Switching Loss Function blocks
are build according to (1) and (3), respectively, while the
Temperature Dependent Function block is build in accordance
with (5).
C. Thermal Model
In [21], it has been shown that both Foster and Cauer
thermal networks have their limitations when mapping the case
temperature of power semiconductor devices. Thus, within
this paper, a new thermal model, which has been proposed
in [22], is being used. The new RC thermal model is shown
in Fig. 6, and it can be seen that a Foster multilevel network
is used in order to translate the power losses into the junction
temperature of the device.
Fig. 5. Block diagram of the grid side invereter average switching cycle
power loss model.
Fig. 6. RC thermal network for modeling the cooling system.
Fig. 7. Large signal thermal model of the power transistor/diode.
It should be noted that a temperature potential determined
by the case temperature (Tc) is connected to the Foster
network. The second path has a slower dynamic, and it is
used to estimate the case and heat sink temperatures. This can
be achieved by filtering the power losses through a low-pass
filter, respectively, by including the thermal network outside
the IGBT module (e.g., thermal grease and heat sink). From
the thermal network shown in Fig. 6, a large signal thermal
model, as presented in Fig. 7, can be derived. Again, it should
be noted that all the necessary parameters for the thermal
calculations (e.g., junction to case thermal resistance R jc and
thermal capacitance C jc) can normally be found in the device
datasheet or they can be determined by means of experimental
tests.
D. Lifetime Mapping
The lifetime estimation of the power semiconductor devices
is conducted by means of strength models, which will apply
repeated intensive thermal cycles that will accelerate the
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Fig. 8. Overview of the reliability tools and the relationship between its models.
wear-out process of the components. Due to the fact
that the strength models require constant and regulated
thermal cycles in order to be applied correctly, and due
to the fluctuating nature of the wind power application
temperature swings (highly dependent on the environmental
conditions), a rainflow counting algorithm needs to be applied.
In [23]–[25], it has been shown that besides the temperature
cycle amplitude Tj and mean value Tmj, the cycling period
tcycle will also influence the lifespan of the power devices.
Thus, in this paper, a counting method that will translate the
junction and case thermal cycles of the power device to cycle
amplitude, mean value, and period, is employed.
Finally, the regulated thermal cycles are introduced into
the lifetime models, and the power device damage (consumed
B10 lifetime) corresponding to the nth thermal cycle can be
computed according to the following equation [8]:
Damagen =
100
Nn
(%) (7)
where Nn represents the number of thermal cycles with a 10%
failure rate (B10). The total accumulated damage that occurs
on the device can be calculated using Miner’s rule [26]
Damage =
m∑
n=1
Damagen (8)
where 1 ≤ n ≤ m and m represents the total number of thermal
cycles resulting from the rainflow counting algorithm.
For a better understanding, an overview of the reliability
tools and the interaction between its integrated models is
shown in Fig. 8.
III. DEMONSTRATION OF THE RELIABILITY TOOLS
All the abovementioned models have been implemented
in MATLAB/Simulink. The inputs to the system represent
the field collected wind speed and ambient temperature data,
which were recorded throughout the one year operation of a
wind turbine and can be seen in Fig. 9.
Based on the mission profiles and taking into account the
cooling mode of the power devices, the power and temperature
of the grid side VSC can be determined, and they are presented
in Fig. 10.
The annual energy production of the wind turbine system
at full power rating can be calculated as
Eannual@100% =
m∑
i=1
Pi@100% · Ts = 309.8 [GWh/year] (9)
Fig. 9. Input mission profiles including wind speed and ambient temperature.
Fig. 10. Calculated converter power and temperature.
where Ts represents the sampling time and m represents the
total number of samples, assuming that the power is constant
within the sampling time shown in Fig. 9.
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Fig. 11. Device power losses for the mission profiles shown in Fig. 9.
Fig. 12. Calculated device junction and case temperature based on developed
models.
The power losses of the devices under the given design
parameters and mission profiles are shown in Fig. 11, and
it can be seen that the power loss distribution is strongly
dependent on the power flow within the system. It is clear
that, for the grid side converter, the power flows from the dc
link toward the grid, and thus there will be more stress on
the IGBTs, resulting in higher power losses. Some additional
power losses are added by the forward voltage and the reverse
recovery energy of the freewheeling diodes.
Next, using the thermal models, the power losses can
be translated into the thermal stress on the device. As it
can be seen from Fig. 12, the junction temperature of the
Fig. 13. Rainflow counting results for Tj@100% for one year operation.
semiconductor devices is highly dependent on the cooling
behavior, which will drive the temperature toward the ambient
temperature after shutdown. Similarly, the strong influence
of the device power losses on the junction temperature can
be noticed by comparing the temperature cycle amplitudes
of the power semiconductor devices. Due to the higher
power losses in the IGBTs, the thermal loading of the IGBT
will have a higher amplitude, in comparison with the diode
temperature.
The rainflow counting method is applied for the ther-
mal loading of the IGBT junction temperature. The algo-
rithm has been performed with a threshold temperature
of 10 [°C], resulting in 2060 thermal cycles, in this case
for one year period. Thus, the corresponding temperature
cycle amplitude (Tj ) and mean value (Tmj), for each of the
resulting 2060 thermal cycles, have been plotted, as shown
in Fig. 13.
The rainflow counting results are used together with the
Semikron lifetime model [27]–[29], in order to determine
the lifetime estimation of the IGBT, with a 10% probabil-
ity of failure (B10). The total accumulated damage on the
chip solder can be seen in Fig. 14, and by looking at the
dependence between the lifetime and the accumulated damage,
a logarithmic relationship between these two parameters can
be noticed. The lifetime expectancy of the IGBT can be
determined using (10)
L@100% = 1
Damage@100%
= 1
0.17
= 6 [years]. (10)
It is clear that, by employing the reliability tools, an accurate
lifetime estimation for the power devices can be obtained,
under given mission profiles and converter specifications,
thus facilitating further optimization of the behavior of the
converter for certain lifetime requirements.
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Fig. 14. Device chip solder damage for one year operation with B10
probability of failure.
IV. DESIGN OF A CONVERTER DERATING STRATEGY
As previously mentioned, the intensive temperature swings,
which appear in the junction temperature, can lead to a faster
wear-out of the semiconductor devices, thus reducing the
reliability of the system. Therefore, in order to highlight the
impact of the power derating on the lifetime of the power
devices, a study case of the converter running at 50% of the
rated power is analyzed using the developed tool. By derating
the converter at 50% rated power, the losses will decrease,
and consequently, the amplitude of the thermal cycling will
drop, resulting in a higher lifetime expectancy for the power
devices. On the other hand, the reduced rated power will lead
to a decrease in the annual energy production of the system,
as shown in (11)
Eannual@50% =
m∑
i=1
Pi@50% · Ts = 154.9 [GWh/year]. (11)
By applying the same practice as for the 100% power rating
operating case, the rainflow counting results for the 50% power
rating of the converter have rendered 1713 cycles, which is a
lower number than for the 100% power rating case and the
difference can be seen in Fig. 15. It can be noticed that most
of the high amplitude thermal cycles have been removed, thus
an important increase in the power device lifetime is expected.
The updated total accumulated damage, which occurs in
the chip solder of the power device, has suffered a significant
decrease compared to the normal operating case, which results
in a 14 years (L@50% = 14 [years]) lifetime expectancy
of the IGBT. The impact of the power derating method on
the accumulated damage of the power device can be seen
in Fig. 16, for different rated power levels. It should be noted
that even though the expected lifetime has increased for the
given study case, running the system at half of its rated output
power has a drawback in terms of annual energy production.
Nonetheless, due to the nonlinear dependence between the
lifetime of the devices and the total energy production of
Fig. 15. Rainflow counting resuts for the 50% power rating operation
case (Tj@50%).
Fig. 16. Device chip solder damage for different power limitation strategies.
the wind turbine system, a significant rise in the lifetime
could lead to a higher total energy production for the same
investment.
The total energy production of the system for the nominal
power operating case can be determined based on the follow-
ing equation:
Etotal@100% = Eannual@100% · L@100% = 1858.5 [GWh]. (12)
Similarly, by looking at the total energy produced by
the wind turbine system while running at half of its rated
power [shown in (13)], a higher total energy production can
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be noticed
Etotal@50% = Eannual@50% · L@50% = 2168.2 [GWh]. (13)
Based on the above observations, an optimization algorithm
can be applied in order to determine the point in which
the converter derating strategy should occur, and how much
the power should be derated in order to maximize the total
energy production of the system and to meet certain lifetime
requirements for the power semiconductor devices.
Thus, the total energy production of the system can be
expressed as a function of the lifetime of the power devices,
as shown in (14)
Etotal(t@100%, t@P%, P) = t@100% · L@100% · Eannual@100%
+ t@P% · L@P% · Eannual@P% (14)
where t@100% ∈ [0, 1] represents the percentage of time the
system operates at full rated power and, respectively, t@P% ∈
[0, 1] at P% rated power. Similarly, the lifetime expectancy
of the power devices can be defined as a function of the total
accumulated damage, as follows:
Ldevice(t@100%, t@P%, P)
= 1
t@100% · D@100% + t@P% · D@P% . (15)
As it can be seen in (14) and (15), both functions have terms,
which are dependent of the derating level P . Even though
the relationship between the annual energy production and the
power derating level (E@P%) is quite straightforward, in order
to determine the dependence function between the power
derating level and the lifetime of the power device (L@P%)
and its total accumulated damage (D@P%), offline simulations
are carried out. Based on the developed reliability tools,
an accurate estimation of the semiconductor device lifetime
and total accumulated damage for different output power levels
can be computed. Afterward, by applying a simple curve
fitting algorithm, an initial dependence function between these
parameters can be determined. The curve fitting results are
shown in Fig. 17, where it can be seen that the resulting
functions fit accurately the given data points.
By extracting the estimated lifetime and total accumulated
damage of the power devices as a function of the output power
rating according to Fig. 17, all the power derating dependent
variables in (14) and (15) can now be expressed as follows:
Eannual@P% = Eannual@100% · P
100
(16)
L@P% = ln
( P
163.6
)
−0.085 (17)
D@P% = P − 19.08
492.3
. (18)
Based on the above analytical functions and by taking
into consideration the system requirements and limitations,
an optimization algorithm for maximizing the total energy
production of the wind turbine system can be formulated as a
Fig. 17. Dependence function between the derating level and the accumulated
damage—P(D), respectively, the lifetime of the power devices—P(L).
nonlinear programming problem
Minimize
−Etotal(t@100%, t@P%, P) = −t@100% · L@100% · Eannual@100%
−t@P% · L@P% · Eannual@P%
subject to:
h1(t@100%, t@P%, P) = t@100% + t@P% = 1
g1(t@100%, t@P%, P) = t@100% · D@100% + t@P% · D@P%
≥ 1/L@100%
g2(t@100%, t@P%, P) = t@100% ≥ 0
g3(t@100%, t@P%, P) = t@P% ≥ 0
g4(t@100%, t@P%, P) = P ≥ 0.
The boundaries are:
0 ≤ t@100% ≤ 1
0 ≤ t@P% ≤ 1
0 ≤ P ≤ 1.
In order to solve the formulated bounded nonlinear
optimization problem with nonlinear inequality constrains
[g1(t@100%, t@P%, P)], an SQP algorithm is employed. The
SQP method will compute each iteration step within the region
constrained by the bounds until it reaches the local/global
minimum of the cost function. A detailed description of the
SQP algorithm can be found in [30]. It should be noted that
the initial assumptions of the optimization algorithm consist
of the operation of the converter at nominal output power
(t@100% = 1, t@P% = 0, and P = 0%), and that the cooling
system is modeled as constant thermal impedances that do not
vary during the optimization process.
By running the optimization algorithm, a local maximum of
the cost function has been found for the following parameters:⎧⎪⎨
⎪⎩
t@100% = 0
t@P% = 1
P = 60.1[%].
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TABLE II
OPTIMIZATION ALGORITHM RESULTS
Fig. 18. Total energy production versus lifetime curve for the studied wind
turbine system.
Therefore, the maximum total energy produced by the wind
turbine system can be achieved by running for 12 years
at 60.1% output power rating, rendering a total of 2197 (GWh).
By plotting the dependeny curve between the total energy
production and the lifetime of the power devices, as shown
in Fig. 18, it can be noted that the local maximum of the cost
function is also the global maximum of the function.
Moreover, additional lifetime requirements can be intro-
duced into the optimization algorithm, in order to deter-
mine the maximum energy that can be produced by the
system for a given lifetime of the power devices. This
can easily be achieved by replacing the inequality constrain
g1(t@100%, t@P%, P) with the following equality constrain:
h2(t@100%, t@P%, P) = t@100% · D@100%
+ t@P% · D@P% = 1
Lreq
(19)
where Lreq represents the imposed lifetime requirement.
Similarly, tighter boundary conditions for the output power
level are taken into consideration as a study case, in order to
limit the minimum output power of the converter to 50% of
its nominal power. The limitation is set in order to achieve
a certain minimum annual energy production of the system.
Fig. 19. Power device total accumulated damage for various study cases.
Thus, the new output power level boundary condition of the
optimization algorithm becomes: 0.5 ≤ P ≤ 1.
The optimization algorithm has been applied for different
lifetime requirements for the power semiconductor devices of
the wind power system, and the results have been summarized
in Table II. It is clear that for most of the cases the output
power level P will have the strongest impact on the lifetime
of the power devices, imposing the operation of the system
only at the specified output power level, in order to maximize
the total energy production of the system. On the other hand,
for a 7-year lifetime requirement (Lreq = 7), the wind power
system should run for approximately 2.5 years (t@100% = 0.4)
at full output power, followed by a 4.5 year (t@P% = 0.6)
operation at 81.7% of the full output power of the turbine.
It can also be observed that for the 12-year lifetime
requirement, a similar result with the maximum energy
production optimization has been obtained. In order to
achieve the imposed 12-year lifetime limitation, the system
should operate only at 60.1% output power level, rendering a
total energy production of 2197.2 (GWh). Using the developed
reliability tools, the total accumulated damage of the power
devices for different converter derating strategies is presented
in Fig. 19.
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TABLE III
STUDY CASE Lreq = 12[YEAR]—OPTIMIZATION ALGORITHM RESULTS
Fig. 20. Dependence between total energy production—full power operation
time.
In order to validate the fact that the obtained optimization
point is indeed a global maximum of the cost function, the fol-
lowing study case is investigated. The optimization algorithm
is applied for the same 12-year lifetime requirement of the
power semiconductor devices, but with different operation
times at full power rating, hence t@100% ∈ [0, 0.5]. The results
of the aforementioned analysis are presented in Table III,
and it can be seen that the total energy production of the
wind turbine system gradually decreases as the full power
rating operation time is increased. The logarithmic dependence
between these two parameters can be seen in Fig. 20. Thus,
it can be concluded that the nonlinear optimization algorithm
has been correctly designed, rendering the global maximum
of the cost function according to the imposed limitations and
requirements.
V. CONCLUSION
In this paper, a novel converter derating strategy for
extended lifetime of power electronics in wind power appli-
cations has been proposed. The dynamic behavior of the
system has been analyzed under given mission profiles using
an advanced reliability tool, followed by a lifetime mapping
of the power semiconductor devices. In order to improve the
lifespan of the power devices, a converter derating strategy has
been implemented for different lifetime requirements and its
impact on the total energy production of the system has been
investigated. A nonlinear programming optimization algorithm
has been applied in order to maximize the energy produc-
tion for a given power device lifetime requirements, taking
into consideration the system limitations. The results of the
optimization algorithm have been analyzed and its improve-
ment in terms of power device lifetime estimation and total
energy production have been highlighted. Finally, based on the
developed reliability tools, an optimization algorithm has been
validated in terms of total accumulated damage and power
device lifetime estimation, and it has been concluded that the
wind turbine system should operate at 60.1% output power
rating, in order to achieve a better lifetime performance of the
power devices and to maximize its total energy production.
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Abstract: Because of the high cost of failure, the 
reliability performance of power semiconductor 
devices is becoming a more and more important and 
stringent factor in many energy conversion 
applications. Thus, the need for appropriate reliability 
analysis of the power electronics emerges. Due to its 
conventional approach, mainly based on failure 
statistics from the field, the reliability evaluation of the 
power devices is still a challenging task. In order to 
address the given problem, a reliability assessment 
platform is proposed in this paper. An advanced 
reliability design tool software, which can provide 
valuable reliability information based on given mission 
profiles and system specification is first developed and 
its main concept is presented. In order to facilitate the 
test and access to the loading and lifetime information 
of the power devices, a novel mission profile based 
stress emulator experimental setup is proposed and 
designed. The link between the stress emulator setup 
and the reliability tool software is highlighted. Finally, 
the reliability assessment platform is demonstrated on a 
3-phase grid-connected inverter application study case.  
 
Keywords: Reliability tool, mission profiles, stress 
emulator, power device, thermal cycling. 
 
 
1. Introduction 
 
Nowadays, grid-connected inverters are widely 
used in many mission critical applications such as, 
wind power generation, photovoltaics, energy 
distribution systems or motor drives. Due to their 
essential role within power systems, the reliability of 
the power converter is one of the main factors that 
influences the overall efficiency and cost of the system. 
Consequently, numerous studies have been carried 
out in order to determine the main causes of failure in 
power converters, and it has been concluded that the 
power devices represent the most fragile components 
of the power electronics system, with respect to 
reliability [1, 2]. According to [3], the predominant 
source of stress for the power devices is the steady-
state and cyclical temperature variation, which can 
result in some of the most common failure mechanisms 
in power modules: bond wire lift-off and solder crack 
[4, 5]. The unexpected wear-out failures of the power 
semiconductors will lead to an increase in maintenance 
cost, and a cutback in the total energy production of the 
system (due to downtime), and thus resulting in a 
higher cost of energy conversion. 
As shown in Fig. 1, the conventional reliability 
improvement approach of power converters is mainly 
based on the failure information and statistics from the 
field. Due to the fact that this method is expensive and 
time consuming, the need for prior reliability 
assessment, during the design and development phase, 
arises. Thus, by introducing a reliability evaluation tool 
within the initial phases of the product life cycle, as 
presented in Fig. 2, the weaknesses and lifetime of the 
power converter can be identified before introducing 
the product into the market. This tool will help to 
optimize the design of the power converter in order to 
achieve a better balance between reliability and cost, 
and finally result in a significant cost reduction in the 
whole lifetime cycle of the product. 
 
Fig. 1. Conventional reliability assessment flow.  
 
Fig. 2. New and improved reliability assessment flow. 
 
 In this paper, a reliability assessment platform 
consisting of a reliability evaluation tool and a stress 
emulator experimental setup is proposed. Initially, the 
main concept of the reliability tool will be introduced 
and a brief description of the models used within the 
tool will be given. Afterwards, the stress emulator 
setup and its operating principle and capabilities will 
be presented. Finally, a study case of a 3-phase grid-
connected inverter application will be demonstrated. 
 
 
2. Reliability tool for the design of power electronics 
 
 The reliability tool has been developed based on 
MATLAB and Simulink, and allows for  fast and 
straightforward reliability assessment of the power 
devices according to the input mission profiles and 
system specifications. The tool is built in a generic 
manner, and thus allows various power conversion 
applications to be implemented (e.g. wind power 
generation systems, photovoltaics, motor drive, etc.). 
The general flow and structure of the tool for the given 
3-phase grid-connected inverter application study case 
is presented in Fig. 3. 
 As it can be seen in Fig. 3, the tool employs the 
multi-timescale modelling concept [6], which allows 
the integration of the different time-constant of the 
system, ranging from microseconds (device switching) 
to days (environmental temperature variations). In 
order to assure a better understanding, a brief 
description of the models used in the tool will be given 
in the following. 
 
 2.1. System-level modelling 
 
 A typical 3-phase 3-level Neutral Point Clamped 
(NPC) grid-connected inverter application is chosen as 
the study case, as shown in Fig. 4. The inputs to the 
system are the DC-link voltage and DC current mission 
profiles, while the switching sequence of the active 
semiconductor devices is assured by means of Space 
Vector Modulation (SVM) technique. Additionally, an 
LCL filter is used in order to cancel-out the unwanted 
harmonics on the grid-side. In this paper, the lifetime 
investigation will be carried out only for the upper 
transistor (T1) of the NPC power module 30A 1200V. 
 The system-level dynamic behaviour of the 
converter, resulting from running the tool, is shown in 
Fig. 5, where a constant DC link voltage and a step (5A 
→ 15A) in the DC current mission profiles are 
assumed.  
 The large signal model of the converter has been 
build and integrated within the reliability tool. 
 
Fig. 4. Grid-connected inverter application. 
 
2.2. Component-level modelling 
 
 The electrical outputs of the converter large signal 
model, such as, duty ratio (dabc) or the grid phase 
currents (iabc), will represent the inputs to the 
component-level block, in which the power loss and 
thermal model of the power device are implemented. 
 The power losses generated by the power 
semiconductors have been modelled based on the 
conduction and switching loss equations [7]. 
 
Fig. 3.  General flow and structure of the tools for 3-phase grid-connected inverter application. 
 
Fig. 5. System-level dynamic behaviour under given 
mission profile and system specification. 
 
 Additionally, due to the dependency between the 
loss characteristics and temperature [8], the junction 
temperature of the power devices has been included as 
a feedback from the thermal model.  It should be noted 
that all the necessary parameters for building the 
average switching cycle power loss model can be 
extracted for the device characteristics provided by the 
manufacturer in the datasheet. The overall block 
diagram of the power loss model is shown in Fig. 6. 
 
 
 
Fig. 6. Average switching cycle power loss model diagram. 
 
 The total power losses of the devices are fed into 
the thermal model where they can be utilized and 
translated into the thermal loading which occurs on the 
device. For the thermal calculations, a multi-level 
Foster thermal network is employed in order to 
determine the junction temperature, while the case and 
heat sink temperatures can be computed by filtering the 
power losses, through a low-pass filter (LPF), and by 
including the thermal network outside of the power 
device (e.g. thermal grease and heat sink) [9, 10]. The 
RC Foster thermal network is shown in Fig. 7.  
 
Fig. 7. RC thermal network for modelling the cooling 
system. 
 
 The resulting power loss and thermal loading of 
the upper transistor (T1), under the given mission 
profiles and system specifications are shown in Fig. 8. 
As expected, the step in the DC current profile will 
lead to an increase in power losses and inherently a rise 
in the power device junction temperature. Additionally, 
the slow dynamics of the case and heat sink 
temperatures can be noticed. 
 
Fig. 8. Power device power loss and thermal loading. 
 
 2.3. Reliability prediction 
 
 The lifetime estimation of the power devices is 
conducted by means of strength models, which will 
apply repeated intensive thermal cycles that will 
accelerate the wear-out process of the components. 
Because the strength models require constant and 
regulated thermal cycles in order to be applied 
correctly, a rainflow counting algorithm is employed 
[11]. The Rainflow algorithm will determine each 
cycles amplitude (ΔTj), mean value (Tmj)  and on time 
period (tperiod). Finally, the regulated thermal cycles can 
be linked and introduced into the Semikron lifetime 
model [12]. The lifetime curve for the given model is 
shown in Fig. 9. 
 
Fig. 9. Semikron strength/lifetime model [12]. 
 
 Finally, the power device total accumulated 
damage (”consumed B10 lifetime”) can be determined 
by employing Miner’s rule [13].  
 The outputs from the reliability prediction block 
are shown in Fig. 7, where the amplitude and mean 
value of each thermal cycle, resulting from the 
Rainflow counting algorithm, can be observed. 
Additionally, the impact of the thermal cycles on the 
device chip damage is shown. It can be seen that the 
short-term cycles have little impact on the lifetime of 
the device due to the low cycle amplitude, while the 
long-term cycles will cause more damage on the device 
chip, and thus leading to a faster wear-out.  
 
Fig. 10. Reliability evaluation of upper transistor (T1). 
 
 
3. Reliability assessment setup – Stress emulator  
 
 In order to predict the reliability performance and 
improve the design of the energy conversion system, 
the thermal loading condition of the power devices 
needs to be accurately assessed. However, the 
measurement/estimation of the thermal behaviour of 
the power semiconductor devices is still a challenging 
task, especially when considering real-field operating 
conditions or mission profiles. 
 Thus, a novel stress emulation system is proposed 
in this paper. The dynamical current and voltage 
stresses of the power devices are generated from the 
DC voltage and current profiles and a three level H-
bridge converter setup with an inductive load (see Fig. 
11), and as a result, the actual loading profiles for the 
power semiconductor devices considering the mission 
profiles of the converter are reproduced. 
 The load and test legs of the three-level inverter 
are controlled independently, the PWM signals for 
each leg are determined by its corresponding reference 
voltage, as shown in Fig. 12. The test leg is responsible 
for controlling the output AC voltage of the inverter, 
according to imposed modulation index and 
fundamental frequency requirements, while the load 
leg is used to control the output current [14].  
 A detailed overview of the control block diagram 
is shown in Fig. 12, where the dynamic behaviour of 
the 3-level NPC grid-connected inverter shown in Fig. 
4, will represent the design target for the stress 
emulation system which will reproduce the same 
electrical/thermal stress on the power device. 
 
 
4. Experimental validation 
 
 The emulation technique together with the input 
mission profiles have been implemented on a dSpace-
controlled 10 kW H-bridge 3L-NPC converter, which 
can be seen in Fig. 11.  
 
 
Fig. 11. Stress emulator experimental setup. 
 
 The voltage and current response of the open 
IGBT module under test are shown in Fig. 13, 
highlighting the fact that the stress emulator setup can 
accurately provide the required stress levels on the 
devices, and thus emulating the actual behaviour of the 
given grid-connected inverter application study case. 
 
 
Fig. 13. Voltage and current stress levels on open IGBT 
module under the given mission profiles. 
 
 Finally, in order to accurately assess the thermal 
loading of the power semiconductor device, a FLIR 
infrared camera is used. The thermal distribution 
among the devices of the IGBT open power module 
recorded with the infrared camera is shown in Fig. 14. 
 
 
Fig. 14. Open IGBT module thermal distribution measured 
with FLIR infrared camera. 
 It should be noted that unlike the junction 
temperature of the device, which has been recorded 
with the IR camera, the case and heat sink temperatures 
have been measured by using an OpSens thermal fiber 
unit, due to their slow thermal dynamics. 
 As expected, the measured thermal stress on the 
upper transistor of the open IGBT power module 
satisfies the simulation results obtained through the 
developed reliability tools, in terms of thermal cycle 
amplitude and mean value, as shown in Fig. 15. The 
step in current amplitude will lead to more power 
losses generated by the upper transistor of the module. 
This will result in an increase in the device junction 
temperature cycle amplitude and mean value. On the 
other hand, the impact of the increase in power losses 
is less noticeable for the case and heat sink temperature 
of the device due to their slow thermal dynamics. 
 
Fig. 15. Experimental validation of device thermal loading. 
 
Fig. 12.  Overview of control algorithm for stress emulator setup. 
 Thus, the correlation between the reliability tool 
software and the stress emulator setup can be 
highlighted. This will allow for the proposed reliability 
assessment platform to perform fast reliability / 
lifetime prediction simulations of power devices with 
the reliability tool software, and facilitate running 
accelerated power cycling test under the proposed 
stress emulator setup, for various mission profiles and 
system specifications. 
 
 
5. Conclusions 
 
 In this paper, a reliability assessment platform for 
the power devices has been proposed. The platform 
consists of a reliability tool software and a stress 
emulator setup, and the correlation between them, 
would allow for fast and more straightforward lifetime 
prediction and model validation. The concept and 
models which are included in the reliability tool have 
been presented, and a 3-phase grid-connected inverter 
application study case has been investigated. 
Following, the stress emulator setup and its control 
method have been briefly introduced. The grid-
connected inverter study case has been analysed by 
using the proposed stress emulator setup, and both the 
electrical and thermal loading of the devices have been 
determined. It has been established that the 
experimental results are in agreement with the results 
obtained through the reliability tool software. Finally, it 
can be concluded that the reliability assessment 
platform can be used in order to facilitate fast and 
accurate stress simulations, and for the design of 
accelerated power cycling tests for various 
applications, under given mission profiles, and thus 
improving the reliability prediction methods of power 
semiconductor devices. 
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Abstract—Because of their crucial role in protecting power
electronic equipment against over-voltages and transients, metal
oxide varistors (MOV) represent a key component of the electrical
system. Although improper heat dissipation and internal temper-
ature rises can lead to a significant decrease in performance or
even to a wear-out failure of the MOV, there are very few studies
in the literature describing the thermal modeling of varistors.
Thus, in this paper, an instantaneous loss and thermal modeling
procedure for MOV under a standard current surge mission
profile is proposed. Initially, the specification and characteristics
of a study-case varistor are presented, followed by a detailed
description of the electro-thermal modeling procedure. After-
wards, the thermal behavior of the MOV is investigated and the
differences between the heating and cool-down thermal models
are highlighted. Finally, in order to validate the proposed electro-
thermal models, the temperature of the varistor is measured with
an infrared camera. The experimental measurements are in well
agreement with the simulation results, and thus, providing an
initial validation of the proposed modeling procedure.
Index Terms—Metal oxide varistor, surge current, power loss
model, thermal model.
I. INTRODUCTION
Nowadays, with the ever-growing number of power semi-
conductor devices used in mission-critical applications, cost
constrains and reliability requirements are becoming more and
more stringent. In many applications (e.g., pump drives, street
lightning, home appliances, etc.), over-voltages and transients
generated by lightning strikes or non-ideal grid conditions,
are among the main causes of failure in semiconductor com-
ponents [1]. These failures will inherently lead to an overall
life-cycle cost increase of the electrical system, due to the
expenses associated with maintenance and downtime.
In order to protect the power electronic components and
equipment against voltage and current surges, the metal oxide
varistors (MOV) are connected in parallel with the necessary
sub-assembly, and thus forming a low-resistance shunt during
over-voltage occurrences [2].
However, in order for the MOV to operate correctly, the
absorbed electrical energy must be converted into thermal
energy and dissipated quickly into the ambient [3]. Otherwise,
the increase in temperature will lead to the MOV operating
outside its operating temperature limit, which can result in
a decrease in performance, or even a failure. Similarly, the
negative impact of rising temperature on the lifetime of MOV
has been shown in [4].
Thus, an accurate thermal modeling of the MOV under
actual operating conditions becomes nearly crucial. Unfortu-
nately, there are little to no studies throughout the literature
investigating the instantaneous thermal behavior of MOV.
Consequently, in order to address this issue, the power loss
and thermal modeling of a MOV operating under standard
current surge mission profile is proposed and investigated in
this paper. Initially, the varistor specifications and its operating
requirements are introduced. Afterwards, a brief description of
the electro-thermal modeling procedure is presented and the
resulting thermal behavior of the varistor under the given cur-
rent surge mission profile is highlighted. Finally, experimental
measurements are used in order to validate the simulation
results and the thermal modeling procedure.
II. SPECIFICATIONS AND TYPICAL REQUIREMENTS FOR
METAL OXIDE VARISTORS
In this paper, a disk type varistor with epoxy resin coating is
used as study-case. As shown in Fig. 1, the zinc oxide (ZnO)
plate has a thickness of 2.9 mm and a diameter of 14 mm, and
according to the manufacturer datasheet, the nominal operating
temperature of the varistor ranges from -40 oC up to 85 oC
[5].
Fig. 1. General structure of a ZnO varistor.
Fig. 2. Temperature dependency of ZnO thermal conductivity
and thermal resistance [6].
Fig. 3. Temperature dependency of ZnO specific heat and
thermal capacitance [6].
As presented in [6], the thermal properties of the ZnO
compound vary strongly with temperature. Despite the ZnO
core inside the body of the varistor reaching very high tem-
perartures (most likely, larger than 1000 K) during a surge
current pulse, the temperature rise seen on the surface of
the component is much less. This is mainly due to the slow
propagation of the heat to the surface and due to the surge
energy distribution over the volume of the varistor. Thus,
based on the data from [6], the thermal conductivity and
thermal capacity characteristics of ZnO can be calculated as a
function of temperature, and are plotted in Fig. 2 and Fig. 3,
respectively.
In order to correctly include the temperature dependency
Fig. 4. Surge current pulse waveform defined by IEC 60060
[8].
of the varistor characteristics into its thermal model, the
thermal resistance (Rth) and thermal capacitance (Cth) have
to be determined. Thus, from the given characteristics and the
geometrical dimension of the varistors, the thermal resistance
can be calculated according to the following equation,
Rth =
t
A · kth
(1)
where t is the thickness of the varistor, and kth is the thermal
conductivity. Similarly, the thermal capacitance is computed
based on the formula given below,
Cth = qth · V (2)
where V is the volume of the varistor, and qth is the thermal
capacity.
The resulting thermal resistance and thermal capacitance
characteristics can be utilized to describe the thermal behavior
of the MOV as a function of temperature, within a RC Foster
thermal network [7], and are shown in Fig. 2 and Fig. 3,
respectively.
In order to operate correctly, the MOV must be able to
present a maximum energy absorption capability defined by
the IEC 60060 standard [8] and to withstand a current surge
pulse described by the waveform shown in Fig. 4. The current
pulse rises from 10% of its nominal value to its peak value
within 8 µs (Ts) and then decreases to half of its peak value
in 12 µs (Tr−Ts). The mission profile that will be considered
within this paper will consist of five consecutive current surge
pulses (as shown in Fig. 4), which will be repeated at a fixed
interval of 8 seconds.
III. ELECTRO-THERMAL MODELING PROCEDURE
According to the mission profile-based thermal characteri-
zation of power electronic components [9–11], the proposed
modeling concept for the electro-thermal behavior of MOV is
shown in Fig. 5. The current pulse mission profile (I), together
Fig. 5. Generic electro-thermal modeling procedure for MOV.
with the test voltage (V ) will represent the inputs to the power
loss model, which will calculate the total losses generated
by the varistor under the given test conditions. Afterwards,
the power losses (Ploss) and the local ambient temperature
(Ta,local) are included into the thermal model, and translated
to the temperature of the varistor.
Additionally, the resulting varistor temperature (T ) will rep-
resent a feedback to the thermal model, in order to characterize
the temperature dependency of the ZnO compound thermal
resistance and thermal capacitance (according to the thermal
properties presented in Fig. 2 and Fig. 3).
The average power losses dissipated by the varistor can
be determined based on the instantaneous surge current pulse
(Ipeak = 1050 A) and the voltage drop (V = 1350 V) across
Fig. 6. Average power loss dissipated by the ZnO varistor
under the 5-pulse 1050 A current surge mission profile.
the varistor during the current flow.
Thus, the following equation can be utilized:
Ploss =
1
Tpulse
∫ t1
t0
v(t) · i(t)dt (3)
where Tpulse is the current pulse duration, t0 is the start time
of the current pulse, t1 is the end time of the current pulse, v(t)
is the instantaneous voltage drop across the varistor, and i(t)
is the instantaneous surge current pulse. The resulting power
losses generated by the MOV under the given mission profile
and operating conditions are presented in Fig. 6.
With respect to the MOV thermal model, due to the thermal
properties of the ZnO compound [6], two thermal networks
with different thermal time constants are employed in order to
model the varistor heating and cool-down phases. An overview
of the varistor thermal model is shown in Fig. 7.
Even though during both temperature cycles (heating/cool-
down) the RC network is built based on a first-order transfer
function, the values of the thermal resistance and thermal ca-
Fig. 7. Proposed dynamic thermal modeling for MOV under
heating and cool-down phases.
Fig. 8. Thermal behavior of the ZnO varistor under the given
current surge mission profile.
pacitance will be different, according to the varistor’s thermal
phase.
During the heating phase, the thermal resistance and ther-
mal capacitance are updated continuously according to their
temperature dependency curves shown in Fig. 2 and Fig. 3,
which are included as a look-up table.
On the other hand, during the cool-down phase of the
varistor, the thermal network is built based on the empirical
thermal resistance (Rth,exp) and capacitance (Cth,exp) values,
which have been observed and fitted throughout experimental
testing.
By employing the thermal model presented in Fig. 7, the
power losses generated by the varistor under the given current
surge mission profile are used in order to determine its thermal
behavior. Considering a local ambient temperature (Ta,local)
of 31 oC, the resulting thermal dynamics are shown in Fig. 8,
Fig. 9. Experimental recording using IR camera of varistor
thermal behavior under given surge mission profile.
Fig. 10. Comparison between the experimental and simulation
temperature swings of the ZnO varistor.
from which it can be observed that a high dynamic temperature
swing occurs during the current pulse period, followed by a
slow cool-down phase. As previously mentioned, this thermal
behavior is due to the internal thermal properties of the ZnO
core of the varistor.
IV. EXPERIMENTAL VERIFICATION
The thermal behavior of the MOV has been experimentally
tested under the given study-case mission profile. Five current
pulses, 40 microseconds each, have been applied to the varistor
with an 8-second interval between them. A peak current
amplitude of 1050 A has been considered, while the voltage
drop across the varistor has been set to approximately 1350 V.
The temperature has been recoded via an infrared (IR) camera
as shown in Fig. 9, and the experimental thermal dynamics
of the varistor are shown together with the simulation results
in Fig. 10. From it, it can be inferred that the thermal
measurements are in good agreement with the simulation
results, thus providing an initial validation of the proposed
thermal model.
V. CONCLUSIONS
In this paper an electro-thermal modeling procedure for
a metal oxide varistor (MOV) has been proposed and in-
vestigated. Initially, the main specifications of the varistor
and some of its typical application requirements have been
introduced. Afterwards, the power loss and thermal loading
models of the varistor have been discussed, demonstrating
the dynamic model employed in order to characterize the
varistor during its heating and cool-down phases. The loss
and thermal dynamics of the MOV have been analyzed under
standard surge-current mission profiles. Finally, experimental
results have been provided in order to validate the proposed
thermal model and the different thermal time constants of
the heating and cool-down phases. The simulation results are
in well agreement with the experimental measurements, thus
an initial validation of the proposed thermal model has been
provided. Further testing and validation are required in order to
verify the robustness of the proposed electro-thermal modeling
procedure, and to facilitate the reliability modeling of MOV.
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Abstract—Lifetime prediction involves various aspects of un-
certainties due to limited mission profile data, lifetime models,
electro-thermal modeling errors, etc. The predicted lifetime
results may have considerable discrepancies with different as-
sumptions of the uncertainties. This study aims to investigate
the impact of different lifetime model assumptions for the
IGBT switches in a motor drive application with a specific
representative operation profile. Moreover, the sensitivity of the
IGBT switching frequency and operating grid voltage to the
predicted lifetime is also studied. The outcomes serve as a first
effort to quantifying the uncertainties in the reliability analysis
of power electronic systems for motor drive applications.
Index Terms—Power semiconductor devices, lifetime model,
uncertainty analysis, sensitivity analysis, motor drive.
I. INTRODUCTION
Due to the ever-increasing number of installed motor drive
applications (e.g. pump drives, traction or ventilation systems),
the reliability requirements of the power electronic converters
are becoming more and more stringent [1]. Although in recent
years, significant improvements have been achieved in terms of
efficiency and power density, the reliability performance is still
one of the weak links of the power converter [2]. As it has been
concluded in [3], the inverter unit represents the most prone-to-
failure sub-system of the motor drive application, contributing
with approximately 38% of the total failure rates of the system.
According to the survey presented in [4], power semi-
conductor devices are the most fragile components of
the power electronic sub-system. Thus, the harsh operat-
ing/environmental conditions (e.g. high temperature fluctua-
tions, vibration, humidity, etc. [5]) of the motor drive system
will lead to a faster degradation of the power devices. Con-
sequently, the resulting unexpected wear-out failures will lead
to an increase in maintenance cost, while the downtime of the
system will result in a cutback in the total energy production.
In order to address the reliability issues concerning power
semiconductor devices, in recent years, many mission profile
based reliability assessment procedures have been proposed,
for various applications (e.g. photovoltaic [6], wind power gen-
eration [7], motor drives [8], etc.). Unfortunately, the precision
of the resulting reliability metrics is subject to many factors,
such as: environmental/operating mission profiles [9], electro-
thermal modeling, counting method, damage accumulation
method or the employed lifetime model [10]. All of these
factors will introduce a certain degree of uncertainty. Thus,
by understanding the underlying uncertainties and assumptions
behind the model-based reliability assessment analysis, a more
confident lifetime estimation can be achieved.
The influence of lifetime model selection on the reliability
assessment of IGBTs of a Modular Multilevel Converter
(MMC) application has been investigated in [10], and it
has been shown that the employed degradation model has
a significant impact on the lifetime prediction of the power
devices. However, the study has been performed for a MMC-
based offshore wind farm which considers long-term wind
speed mission profiles. Thus, the outcomes of the analysis are
not necessarily applicable for IGBTs used in motor drives, as
the nature of the application, mission profiles, and possible
failure mechanism are different. Moreover, the on-time period
of the thermal cycling, which has been shown to have a
significant impact on the lifespan of power devices [11],
cannot be effectively considered due to the large sampling
rate of wind farm mission profile.
Thus, in order to get a clear overview of the impact of the
selected strength model on the lifetime estimation of the power
devices used within motor drives, it is important to perform
the uncertainty analysis under the particular specifications and
limitations of the drive system application. Additionally, for
a complete analysis, the sensitivity of the lifetime prediction
to the different parameters of the system (e.g. switching
frequency, grid voltage, etc.) needs to be taken into account.
Therefore, the impact of the uncertainties introduced by the
lifetime model on the lifetime estimation of IGBTs for a low-
power motor drive application is investigated in this paper.
A model-based reliability assessment procedure, which is
used for determining the reliability performance of the power
devices and for quantifying the lifetime model uncertainties,
is initially introduced. Afterwards, the uncertainty analysis
is performed and the sensitivity of the switching frequency
and operating grid voltage to three different lifetime models
is investigated. Finally, the outcomes of the analysis are
highlighted and discussed.
978-1-5386-6054-6/18/$31.00 c©2018 IEEE
II. MODEL-BASED RELIABILITY ASSESSMENT OF POWER
SEMICONDUCTOR DEVICES
A. Motor drive application study-case
A typical motor drive application is designed as study-case,
and shown in Fig. 1. The motor drive system consists of a
Permanent Magnet Synchronous Motor (PMSM) connected to
the grid through an inverter on the machine side and a three-
phase diode bridge rectifier on the grid side. As highlighted
in Fig. 1, the reliability analysis is performed on the upper
transistor of phase A, of an IGBT power module with a rated
current of 50 A and a rated voltage of 1200 V. The main
system parameters are presented in Table I.
In order to allow for the sensitivity analysis of the IGBT
lifetime prediction, three different switching frequencies (2
kHz, 5 kHz, and 8 kHz) and grid operating conditions (400
V, 480 V, and 690 V) are utilized during the reliability
investigation.
The speed and torque mission profiles shown in Fig. 2, will
represent the inputs to the system. The given Start – Run –
Stop operating conditions correspond to a typical cycle, with
a total duration of 30 seconds, which a given product must
withstand a certain number of times in order to be viable, and
to meet the reliability requirements.
B. Mission profile translation to IGBT thermal loading
The reliability assessment procedure presented in Fig. 3
is employed in order to estimate the lifetime of the power
IGBT (T1), according to the input mission profiles and system
specifications.
Initially, the speed and torque mission profiles of the drive
system are inputted within the electro-mechanical models of
the PMSM, and thus, the corresponding current and voltage
responses of the machine can be determined. The control of
the motor is assured by means of Field Oriented Control
(FOC), while the switching sequence of the active devices
of the inverter is determined by a Space Vector Modulation
(SVM) technique [1]. The resulting PMSM stator current and
phase voltages, under the given mission profiles, can be seen
in Fig. 4.
Afterwards, the electrical loadings of the power IGBT
are fed into the component-level models, where the electro-
thermal models are used in order to translate the current and
voltage mission profiles into the main stressor that leads to the
wear-out failure of the transistor: temperature.
idc
iC
iin
Vdc
Cdc
T1 T3 T5
T2 T4 T6
D1 D3 D5
D2 D4 D6
LOAD
Fig. 1. Motor drive application study-case.
TABLE I. Parameters for study-case motor drive system.
Parameter Symbol Value Unit
Nominal power Pn 6700 [W]
Nominal torque Tn 32 [Nm]
Nominal speed ωn 2000 [rpm]
Maximum EMF VEMF,max 700 [V]
Rotor inertia J 78 [Kg · cm2]
Stator resistance Rs 0.38 [Ω]
Stator inductance Ls 6.4 [mH]
Number of pole pairs Npp 4 [-]
(a)
0
500
1000
1500
2000
S
p
e
e
d
 [
rp
m
]
0 5 10 15 20 25 30
Time [s]
(b)
0
10
20
30
40
T
o
rq
u
e
 [
N
m
]
15 15.2 15.4
0
1000
2000
0 0.2 0.4
-500
0
500
Fig. 2. Typical mission profiles for motor drive applications:
(a) Speed profile, and (b) Torque profile.
The current flowing through the transistor is first utilized
within the power loss model [12], in order to determine the
total power losses generated by the IGBT. The conduction
losses can be calculated based on the conduction voltage char-
acteristic, while the switching energy characteristic is needed
in order to find the switching losses. Both characteristics are
usually provided by the manufacturer in the datasheet, or can
be obtained by means of experimental testing. Moreover, due
to the thermal dependency of the power losses, the junction
temperature of the device needs to be taken into account, as
feedback from the thermal model. A detailed overview of the
equations used for developing the power loss model can be
found in [13]-[14].
Following, the resulting power losses are fed in the thermal
models, where they are translated in the corresponding junc-
tion temperature of the power device. This can be achieved
my means of a four-layer RC Foster thermal network, which
will characterize the junction-to-case thermal behavior of the
transistor according to the specified thermal resistance (Rth)
and thermal capacitance (Cth) values.
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Fig. 3. Reliability assessment procedure of power device used in motor drive applications.
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Fig. 4. Electrical loading of PMSM: (a) Stator currents, and
(b) Phase voltages.
The necessary parameters for building the Foster network
are usually provided by the manufacturer in the datasheet, or
can be determined either by Finite Element Analysis (FEA)
software or by experimental testing. A detailed description of
the employed thermal model can be found in [15].
As previously mentioned, in order to assess the sensitivity
of the IGBT lifetime prediction with respect to the device
switching frequency and to the grid voltage, the electro-
thermal simulations need to be performed individually for each
case: Case I – fixed grid voltage (Vg = 400 V) and three
different switching frequencies (fs = 2 kHz, 5 kHz, and 8
kHz), and Case II – fixed switching frequency (fs = 5 kHz)
and three different grid voltages (Vg = 400 V, 480 V, and 690
V). The resulting thermal response of transistor T1, for each
case is shown in Fig. 5.
Based on Fig. 5 it can be seen that both the switching
frequency and the grid voltage have a significant impact on the
junction temperature of the transistor. The switching frequency
directly influences the switching losses of the device, while the
grid voltage will determine the operating DC-link voltage of
the device.
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Fig. 5. Junction-to-case thermal behavior of transistor T1
under: (a) Case I, and (b) Case II, operating conditions.
C. Transistor reliability modeling
In order to properly link the resulting thermal mission
profile of the IGBT to a lifetime model, a counting algorithm
is employed [16]. The Rainflow counting algorithm will rep-
resent the available thermal data as thermal cycle amplitude
(∆Tj), thermal cycle mean value (Tmj), and thermal cycle on-
time period (ton). The current representation of the transistor
thermal behavior can be applied to a lifetime model.
In this paper, three different lifetime models are employed in
order to estimate the reliability of the power IGBT, and used
within the uncertainty analysis: Coffin-Manson model [17],
LESIT model [18], and CIPS 2008 model [19]. The lifetime
analytical models, together with their corresponding limits are
listed in Table II.
The Coffin-Manson model (Model 1) represents the simplest
model out of the three, taking in account only the junction tem-
perature swing (∆Tj) which occurs on the power device, when
calculating the number of cycles to failure (Nf ). The model
constants A and n represent empirical parameters determined
through power cycling tests. The LESIT model (Model 2) can
be considered as a modified version of Model 1, as it includes
TABLE II. Analytical equations and limits for study-case lifetime models.
Model No. Model Name Analytical equation
∆Tj [oC] Tjm [oC] ton [s]
Max. Min. Max. Min. Max. Min.
1 Coffin – Manson Nf = A ·∆Tj−n 100 30 — — — —
2 LESIT Nf = A ·∆Tjα · e
Ea
kb·Tjm 100 30 100 60 — —
3 CIPS 2008 Nf = A ·∆Tjβ1 · e
β2
Tmin+273 · tβ3on · Iβ4B · V
β5
C ·Dβ6 150 45 195 42.5 30 2
in the Coffin-Manson law the impact of the mean temperature
value (Tjm) by means of Arrhenius approach. Similarly, the
model parameters A, α, and Ea are determined experimentally
via power cycling, while kb represents Boltzmann’s constant.
It should be noted, that neither Model 1 or Model 2 do not
characterize a certain failure mechanism of the power device.
On the other hand, the CIPS 2008 lifetime model (Model 3),
is used to characterize the reliability performance of IGBT
modules, with respect to bond-wire failure mechanisms. In
comparison with the other two models, it also considers the
influence of the thermal cycle on-time period (ton), current per
bond-wire (I), the diameter of the bond wires, and the chip
voltage class (V ), as power law. The parameters A, β1, β2, β3,
β4, β5, and β6, are determined according to the experimental
data provided in [20].
Moreover, the aforementioned lifetime models are bench-
marked alongside the aging data provided by the power mod-
ule manufacturer in [21], which also represents the reference
model for the analysis. The reliability information provided by
the reference model is based on power cycling curve of the
power IGBT module, and it takes into account the junction
temperature swing of the device, the maximum allowable
junction temperature, and the on-time period.
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Fig. 6. Consumed B1 lifetime of transistor T1 under: (a) Case
I, and (b) Case II, operating conditions.
The reliability analysis of the power IGBT is performed
according to the specified lifetime models, and the resulting
consumed B1 lifetime per cycle, under the given study-cases,
is plotted in Fig. 6. It is clear that a significant variation in the
lifetime prediction can be seen, depending on the selected life-
time model. For Case I, during the 2 kHz and 5 kHz operating
conditions, the resulting junction temperature of the transistor
is within the limits of all three lifetime models (see Fig. 5
and Table II), and thus, all three models can be considered
for a confident lifetime estimation. At this point it should be
noted that for Model 1, the lifetime prediction will be more
optimistic, in comparison with the other two models. This is
mainly because Model 2 and Model 3, consider additional
stressors such as mean temperature value, or the thermal cycle
on-time period. Each additional considered stressor will inflict
additional damage, and thus a lower lifetime expectancy is
obtained. A similar conclusion can be drawn by looking at
Case II, for the 400 V and 480 V operating conditions.
On the other hand, when considering more adverse operat-
ing conditions (e.g. fs = 8 kHz, or Vg = 690 V), the resulting
thermal behavior of the IGBT is outside of the thermal
limits imposed by Model 1, and Model 2, and inherently
data interpolation is required. Therefore, a more confident
reliability result is expected by using Model 3.
Additionally, from Fig. 6 it can be seen that the reliability
evaluation of the study-case lifetime models is in most cases
underestimated in comparison to the reference model provided
by the manufacturer.
III. LIFETIME MODEL UNCERTAINTY AND SENSITIVITY
ANALYSIS
As previously mentioned, in order to be able to improve the
confidence and accuracy of the resulting reliability metrics,
the underlying assumption and uncertainties introduced by
the lifetime model need to be taken into account. In order
to address this issue, an uncertainty and parameter sensitivity
analysis needs to be performed and the impact on the transistor
lifetime prediction needs to be quantitatively analyzed.
The uncertainty analysis is performed by assessing the relia-
bility of the power device under the same mission profiles and
system operating condition, but with different lifetime models.
In this paper the uncertainty analysis has been performed at 5
kHz switching frequency and at 400 V nominal grid voltage,
and the three selected lifetime models have been benchmarked
alongside the given reference model.
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Fig. 7. Transistor B1 lifetime distribution under different
lifetime models and 90% confidence interval (fs = 5 kHz,
and Vg = 400 V).
As it can be seen in Fig. 7 from the probability density
function (pdf) of each lifetime model, the lifetime prediction
varies significantly from one model to another. If Model
3 is employed, with a 90% confidence interval 1% of the
population will fail between approximately 13 and 28 million
cycles. On the other hand, if the degradation Model 1 is used,
the lifespan of the transistor will be between 20 and 30 million
cycles, with a 90% confidence interval. In comparison, if the
reference model is employed, with a 90% confidence interval,
the B1 lifetime prediction of the transistor is between 45 and
64 million cycles.
The sensitivity analysis is used in order to understand
how susceptible to parameter variations the employed lifetime
models are. Considering that Model 3 is used under three
different switching frequencies, the resulting probability den-
sity function of the transistors lifetime estimation is plotted in
Fig. 8 and compared with the Reference model. For Model
3, if the motor drive system is operated at 2 kHz switching
frequency, the transistor will be able to withstand between
approximately 60 and 80 million Start - Run - Stop cycles,
whereas if 5 kHz are used in order to turn-on/off the active
components of the inverter, the lifespan of the transistor is
between approximately 12 to 20 million cycles. On the other
hand, as it can be seen from Fig. 8b, the lifetime prediction of
the Reference model is much more sensitive to the variations
of the switching frequency. For 8 kHz operation, the transistor
will withstand, with a 90% confidence interval, between 7 and
10 million cycles, while for the 2 kHz switching frequency
case, the transistor is expected to run between approximately
520 and 600 million cycles (not plotted in Fig. 8b).
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Fig. 8. Transistor B1 lifetime distribution under different
switching frequencies and: (a) Model 3, and (b) Reference.
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Fig. 9. Transistor B1 lifetime distribution under different grid
voltages and: (a) Model 3, and (b) Reference.
Although the IGBT lifetime prediction is not as susceptible
to the variations of the grid voltage (in comparison with the
switching frequency), from Fig. 9 it can be noticed that again,
Model 3 tends to be more robust when compared to the
reference aging model provided by the manufacturer.
IV. CONCLUSIONS
In this paper, a method for quantitatively analyzing the
impact of the lifetime model related uncertainties on the
lifetime prediction of the IGBTs in a motor drive applica-
tion has been investigated. Initially, a generic model-based
reliability assessment procedure for power devices has been
introduced and used in order to estimate the reliability of the
power transistor under three of the most common lifetime
models (Coffin-Manson, LESIT, and CIPS 2008). Moreover
the study-case lifetime models have been benchmarked along-
side a reference aging model provided by the power module
manufacturer. The outcomes of the uncertainty analysis have
shown that a significant deviation in the lifetime estimation
can be seen between the selected lifetime models. Based on
the obtained reliability metrics, an initial sensitivity analysis
has been presented and its impact on the power device lifespan
has been highlighted. From the sensitivity analysis it has been
concluded that the reference model is much more susceptible
to parameter variations that other models. The given study will
allow for a better understanding of the underlying assumption
and uncertainties introduced by the lifetime models, during the
model-based reliability analysis of power electronics in motor
drive applications, and thus allowing for a more confident
lifetime estimation.
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Abstract—Due to the increased cost, and time-demanding
approach of conventional reliability improvement procedures, the
transition towards model-based reliability assessment of power
electronics becomes more and more crucial. Although important
steps have been taken in this direction, the resulting lifetime
prediction is still subject to different assumptions and uncertain-
ties (e.g. mission profile data, modeling errors, lifetime models,
etc.). Thus, this paper aims at investigating and quantifying
the impact of the mission profile resolution on the reliability
estimation of power IGBT modules and DC-link capacitors. For
a 10 kW PV application case study, three mission profile sampling
rates (1 minute/data, 30 minutes/data, and 60 minutes/data)
are considered and benchmarked, with respect to the predicted
lifetime of the power electronic components/system. Finally, an
uncertainty analysis is performed for the resulting reliability
metrics, and some initial guidelines for mission profile resolution
selection are provided.
Index Terms—Mission profile resolution, power IGBT module,
DC-link capacitor, system-level reliability, uncertainty analysis.
I. INTRODUCTION
Nowadays, due to the high integration of power electronics
in many mission-critical applications, the reliability require-
ments of power converters, and the capability to withstand
long operating hours under harsh environmental conditions are
becoming more and more demanding.
However, a survey presented in [1] concluded that approx-
imately 37% of the total unexpected failures of a 3.5 MW
photovoltaic (PV) plant have been caused by the PV inverter,
and thus classifying the power converter as the “bottleneck” of
the system with respect to reliability. Moreover, a component-
level reliability survey has been carried out in [2], and it has
been found that the power semiconductor devices and the
capacitors are the most prone-to-failure components of the
power electronic system. Consequently, the unexpected wear-
out failures of the power electronic components will lead to
an increase in maintenance cost, and a cutback in the total
energy production of the system (due to downtime), and thus
resulting in a higher cost of energy conversion.
In order to address the issues related to reliability and
to the high failure rates of power electronics, conventional
reliability engineering approaches (e.g. power cycling testing,
component over-design, FMEA analysis, etc.) are usually
employed. However, due to their increased cost and time-
demanding process, a strong paradigm shift towards model-
based reliability assessment has been seen in recent years.
As a result, many mission profile based reliability assessment
procedures have been proposed throughout the literature, for
various applications (e.g. photovoltaics [3], wind power gen-
eration [4], motor drive systems [5], etc.). According to the
input system specifications and mission profiles, the thermal
loading which occurs on the power electronic components can
be obtained, and inherently a more accurate lifetime estimation
(in comparison with conventional statistics-based methods)
can be achieved.
Unfortunately, the accuracy of the resulting reliability met-
rics is subject to many factors, such as: environmental /
operating mission profiles [6], power loss and thermal mod-
eling, cycle counting method, damage accumulation method,
and lifetime models [7]. All of these factors will introduce
a certain degree of uncertainty. Thus, by understanding the
underlying uncertainties and assumptions behind the model-
based reliability assessment analysis, a more confident lifetime
estimation can be achieved.
An initial step towards investigating the impact of mission
profile data on the reliability of IGBT modules has been taken
in [6], for an offshore-based Modular Multilevel Converter
(MMC) application. However, the influence on the system-
level reliability and on the DC-link capacitor, which is known
to have a much larger thermal time constant and inherently
a different thermal behavior than the power devices [8], have
not been considered.
Therefore, in this paper, the impact of mission profile reso-
lution on the reliability evaluation of the power semiconductor
devices and DC-link capacitor used in a single-stage grid-
connected PV inverter, is quantitatively studied. Initially, a
generic reliability assessment procedure is presented and the
employed electro-thermal, and lifetime models are briefly in-
troduced. Afterwards, the annual solar irradiance and ambient
temperature mission profiles, under three different sampling
rates (1 minute/data, 30 minutes/data and 60 minutes/data),
are used in order to investigate the reliability performance of
the PV inverter power stage, and its active/passive components.
Finally, the resulting reliability metrics are benchmarked and
the uncertainties related to the PV mission profile resolution
are quantified.
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Fig. 1. Single-stage grid-connected PV application.
II. MISSION PROFILE BASED RELIABILITY EVALUATION OF
POWER ELECTRONICS IN PV APPLICATIONS
A. Single-stage grid-connected PV application case study
A typical PV application is first designed as a study case,
which is shown in Fig. 1, and its parameters are presented in
Table I. The system consists of a 10 kW PV plant connected
to the grid through a single-stage three-phase PV inverter.
Additionally, by using an LCL-filter on the grid-side of the
inverter, the unwanted harmonics can be reduced.
In order to meet the DC-link voltage requirements two
Nippon Chemi-con 400 V aluminum electrolytic capacitors
are connected in series on the DC-bus. The power module
choice is an IGBT module with a rated current of 50 A and
1200 V rated voltage.
The input mission profiles for the PV system are the solar
irradiance and ambient temperature as shown in Fig. 2. The
mission profiles have been recorded during the course of
one year with an original sampling rate of 1 minute/data, in
Aalborg, Denmark. The mission profiles corresponding to the
30 minutes/data and 60 minutes/data resolutions have been
obtained by down-sampling the original data set by an integer
factor of 30, and 60, respectively.
B. Mission profile translation to component thermal loading
An application-independent reliability assessment procedure
has been proposed in [9] and it is employed in order to deter-
mine the component-level and system-level reliability of the
PV inverter power stage, under the given mission profiles and
operating conditions. Before, analyzing the lifetime estimation
of the components of interest, the input mission profiles need
to be translated into the main stressors that lead to the wear-out
failure of the components: temperature and voltage.
TABLE I. Parameters for study-case PV application.
Parameter Symbol Value Unit
PV array rated power Po 9.88 [kW]
Inverter rated power Pinv 10 [kW]
DC-link voltage Vdc 600 [V]
Switching frequency fsw 18 [kHz]
Grid frequency fh 50 [Hz]
Grid voltage Vg 230 [Vph, rms]
Filter inductance 1 Lf1 4.05 [mH]
Filter inductance 2 Lf2 4.05 [mH]
Filter capacitance Cf 4.3 [μF]
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Fig. 2. Typical PV environmental mission profiles: (a) solar
irradiance, and (b) ambient temperature.
As shown in Fig. 3, the environmental mission profiles and
the system specifications represent the inputs for the system-
level models [10], in which the electro-mechanical dynamical
behavior of the PV array for the given study-case application
is analyzed, and thus the converter-level electrical loading can
be determined.
Afterwards, the resulting electrical loading can be intro-
duced in the component-level models. Within this stage of
the reliability assessment procedure, the power loss and ther-
mal characterization of the components takes place, and the
voltage and current loading of the power devices and DC-link
capacitors are translated into the corresponding thermal stress.
1) Power Semiconductor Devices: The current flowing
through the devices is fed into the power loss model [11],
where the conduction losses of the transistor/diode are deter-
mined based on the conduction voltage (transistor) and forward
voltage (diode) characteristics. Similarly, the switching losses
are calculated as a function of the switching energy (transis-
tor), and reverse recovery energy (diode) characteristics. The
loss characteristics are usually provided by the manufacturer in
the datasheet or it can be determined by means of experimental
tests. A detailed description of the power loss model and of
the equations used to describe the thermal dependency of the
power device losses can be found in [12, 13].
The total losses generated by the power semiconductor
devices will represent the input to the thermal model. A 4-
layer RC Foster model is used in order to characterize the
junction-to-case thermal impedance (Z(j−c)) of the devices,
as presented in the following equation:
Z(j-c) =
n∑
i=1
Ri(1− e−
1
τi ) (1)
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Fig. 3. Generic reliability assessment procedure for power electronic components/systems [9].
where, n represents the number of layers of the thermal
network, Ri represents the thermal resistance and τi represents
the thermal time constant. The values of the thermal resistance
and thermal time constant have been extracted from the
manufacturer datasheet, for each of the four layers of the
Foster network.
Assuming a constant case-to-ambient temperature (Tc−a =
15[oC]), used for characterizing the enclosure thermal behav-
ior, the junction temperature (Tj) of the power devices can be
derived as follows:
Tj(t) = Z(j-c)(t) · PT/D,loss + Tc−a(t) + Ta(t) (2)
where, PT/D,loss represents the total power losses generated by
the transistor/diode, and Ta represents the ambient temperature
mission profile.
2) DC-Link Capacitor: A similar electro-thermal modeling
approach can be used for the aluminum electrolytic capacitor
[14]. According to the calculated RMS value of the current
flowing through the capacitor (IC,RMS) the total power losses
can be determined based on the following equation:
PC,loss = I
2
C,RMS · ESR(ω) (3)
where, ESR(ω) represents the frequency dependent Equiva-
lent Series Resistance (ESR).
Finally, the hotspot temperature (Th) of the capacitor is
given as,
Th(t) = Z(h-c)(t) · PC,loss + Tc−a(t) + Ta(t) (4)
where, Z(h-c) represents the hotspot-to-case thermal impedance
of the capacitor, Tc−a represents the assumed case-to-ambient
temperature, and Ta represents the ambient temperature mis-
sion profile. Similar to power devices, the hotspot-to-case ther-
mal impedance of the capacitor can be described, according to
(1), by means of thermal resistance and thermal time constant.
C. Component-level reliability modeling
Based on the obtained component-level mission profiles
(e.g. junction temperature, voltage, hotpot temperature), the
reliability evaluation of the components of interest can be
carried out by means of lifetime models [15].
1) Power Semiconductor Devices: Because the power de-
vice lifetime model is used for a given thermal profile with
a specific value of temperature and thermal cycle amplitude,
a Rainflow counting algorithm is employed [16]. By applying
the given counting method, the thermal stress of the devices
can be represented as thermal cycle amplitude (ΔTj), thermal
cycle mean value (Tjm), and thermal cycle on-time period
(ton). The resulting thermal cycles can now be mapped into a
lifetime model [17], and thus obtain the estimated number of
cycles to failures of the transistor/diode.
2) DC-Link Capacitor: On the other hand, it is not neces-
sary to further process the thermal stress data of the capacitor
by means of counting method, as it can be directly linked to a
lifetime model. A simplified lifetime model [18] which consid-
ers only the wear-out failures due to voltage and temperature,
is employed for the reliability estimation of the capacitor. The
analytical equation of the capacitor lifetime model is given
below:
L = L0 ·
(
V
V0
)−n1
· 2
T0−T
n2 (5)
where, L and L0 are the lifetimes under operating and refer-
ence conditions, respectively, V is the voltage under operating
condition, V0 is the voltage under reference condition, T
represents the temperature under use condition and T0 is
the temperature under reference condition. Additionally, n1
represents the voltage stress exponent (usually varies between
3.5 and 9.4) and n2 represents the temperature stress exponent
(varying between 10 and 13) [18].
The outputs of the power device/DC capacitor lifetime
models can be used in order to determine the total accumulated
damage, which occurs on the component. The consumed
lifetime (CL) can be described by Miner’s rule [19]:
CL =
m∑
n=1
100
Nn
(%) (6)
where, m represents the total number of cycles resulting
from the Rainflow counting algorithm, and Nn represents the
number of cycles till failure at the nth stress level.
Finally, the variations which might occur in the lifetime
model coefficients and/or stressors can be taken into account
by means of Monte Carlo simulation [20], and thus, the
unreliability curves and lifetime distributions of the power
electronic components can be obtained.
D. System-level reliability modeling
The individual reliability information of each component
can be used in order to derive the system-level lifetime
estimation through Reliability Block Diagram (RBD) analy-
sis [21]. Due to the fact that the failures induced by ran-
dom/catastrophic events are difficult to model and estimate,
only the wear-out failures of the components will be taken
into account. The reliability of the PV inverter power stage
can be calculated according to the following equation:
FSub(t) = 1−
∏
(1− FComp(i)(t)) (7)
where, FSub represents the system failure function, and
FComp(i) represents the individual component failure function.
III. RELIABILITY PERFORMANCE OF POWER ELECTRONICS
UNDER DIFFERENT MISSION PROFILE RESOLUTIONS
The reliability evaluation of the power electronic compo-
nents used within the stady-case PV application is carried
out according the reliability assessment procedure presented
in Fig. 3. Three mission profiles sampling rates have been
selected (1 minute/data, 30 minutes/data, and 60 minutes/data),
and are used in order to benchmark and quantify their impact
on the lifetime prediction of the components of interest.
A. Power Semiconductor Devices
Based on the electro-thermal model presented in Section
II, the junction temperature of the transistor and diode have
been calculated according to the input mission profiles (Fig. 2)
and system specifications (Table I). The junction temperature
of the transistor under the selected mission profile sampling
rates is shown in Fig. 4.
It is clear that the selected sampling rates do not have any
major impact on the overall temperature swing which occurs in
the transistor. This is due to the fact that the thermal dynamics
of the transistor are in the range of milliseconds/seconds, and
are much faster than the actual sampling rates of the mission
profiles. Thus, the junction temperature of the transistor will
manage to reach steady-state as long as the sampling rate is
kept above its thermal time constant, however, for an accurate
thermal characterization the fast mission profiles dynamics
(due to circuit and control variance [10]) need to be taken
into account. On the other hand, as shown in Fig. 4, some
of the shorter cycles will be neglected when using a lower
sampling rate, and thus, their impact on the wear-out of the
device is not considered.
Fig. 4. Transistor junction temperature under selected mission
profile sampling rates: (a) Yearly profile, and (b) Daily profile.
Similar conclusions can be drawn from the diode junction
temperature, as plotted in Fig. 7.
In order to get a better insight into the resulting thermal
data, and to correctly map it into the lifetime model, the
previously discussed Rainflow counting algorithm is applied.
As expected, from the thermal cycle representation shown in
Fig. 5, it can be seen that the thermal cycles with an on-time
period shorter than the mission profile sampling rate will be
neglected. Thus, for lower sampling rates, less thermal cycles
are expected at the output of the counting algorithm, and thus,
a more optimistic lifetime estimation. A similar conclusion can
be drawn for the thermal cycles representation of the diode
junction temperature shown in Fig. 6.
Fig. 7. Diode junction temperature under selected mission
profile sampling rates: (a) Yearly profile, and (b) Daily profile.
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(b) Thermal cycle mean value.
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(c) Thermal cycle on-time period.
Fig. 5. Rainflow counting algorithm results - Transistor junction temperature representation as ΔTj , Tjm, and ton.
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(b) Thermal cycle mean value.
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(c) Thermal cycle on-time period.
Fig. 6. Rainflow counting algorithm results - Diode junction temperature representation as ΔTj , Tjm, and ton.
Considering the determined thermal stress for the transistor
and diode, the component-level reliability procedure presented
in the previous section is applied for a B1 lifetime (1%
probability of failure) and an assumed 5% variation in the
lifetime model coefficients and stressors. The resulting unrelia-
bility curves for the transistor/diode under the selected mission
profile resolutions are plotted in Fig. 8. In case of the transistor,
the lower mission profiles resolutions (30 minutes/data, and
60 minutes/data) will results in a higher lifetime expectancy
with approximately 20% than the original sampling rate. This
is due to the fact that by neglecting the short-term thermal
cycles, less damage occurs on the device.
On the other hand, since the thermal loading of the diode
does not present as many short-term temperature fluctuations
as the transistor, the impact of the mission profile resolution
is not as significant.
B. DC-Link Capacitor
Similar to the reliability assessment procedure of the power
devices, the capacitor electro-thermal models are employed in
order to determine its hotspot temperature, under the given
mission profiles and system operating conditions.
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Fig. 8. Unreliability curves under selected mission profile
sampling rates for: (a) transistor, and (b) diode.
Fig. 9. Capacitor hotspot temperature under selected mission
profile sampling rates: (a) Yearly profile, and (b) Daily profile.
The resulting thermal stress of the capacitor for the selected
mission profile resolution is shown in Fig. 9. Although no
significant impact can be seen in term of overall temperature
swing, it should be noted that the thermal dynamics of the
capacitor are much slower than those of the power devices.
Thus, for the given capacitor, a thermal time constant of ap-
proximately 10 minutes will give a different thermal behavior.
For the high mission profile resolution (1 minute/data) the
capacitor does not manage to reach its steady-state tempera-
ture, before another power pulse is applied, and thus resulting
in a less accurate thermal characterization. On the other hand,
for the sampling rates above the capacitors thermal time
constant (30 minutes/data, and 60 minutes/data), the hotspot
temperature reaches steady-state and thus more thermal stress
will be applied to the capacitor.
The correlation between the mission profile sampling rate
and the internal time constant of the capacitor can be more
clearly seen from its unreliability curves, plotted in Fig. 10.
By allowing the capacitor temperature to reach steady-state,
the lower sampling rates enable a more accurate thermal
characterization and inherently will lead to a lower lifetime
expectancy. On the other hand, the high mission profile
resolution will result in a more optimistic lifespan prediction,
as the damage inflicted by the slow dynamic thermal stress
will be significantly lower.
C. PV Inverter Power Stage
Finally, assuming that all six transistors of the PV inverter
power stage have the same reliability performance, all six
diodes have the same reliability performance as presented
in Fig. 8, and both capacitors of the DC-link present the
same lifetime prediction as shown in Fig. 10, the reliability
estimation of the power stage can be carried out.
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Fig. 10. Unreliability curves for DC-link capacitor under
selected mission profile sampling rates.
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Fig. 11. Unreliability curves for PV inverter power stage under
selected mission profile sampling rates.
By means of Reliability Block Diagram (RBD) analysis the
individual reliability information of the components of interest
are merged according to (7), and the unreliability curves of
the power stage are obtained and shown in Fig. 11. Due
to the stronger impact of the transistor reliability, the high
sampling rate of the mission profile will lead to a decrease of
approximately 30% in lifetime estimation for the power stage,
compared to the lower sampling resolutions.
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Fig. 12. Annual damage distribution for the components of interest, under the selected mission profile sampling rates.
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Fig. 13. Accumulated damage of the components of interest.
IV. UNCERTAINTIES DUE TO MISSION PROFILE SAMPLING
In order to be able to improve the confidence and accu-
racy of the model-based reliability assessment procedure, the
underlying assumption and uncertainties introduced by the
mission profile sampling rate need to be taken into account.
Thus, to address this issue, an uncertainty analysis needs to be
performed and the impact on the lifetime prediction outcome
(shown in Fig. 13) needs to be quantitatively analyzed.
The uncertainty analysis is performed by assessing the
reliability of the power electronic components under the same
system operating condition and lifetime model, but with differ-
ent mission profile sampling rates. In this paper the uncertainty
analysis is performed under three selected resolutions.
From the probability density function (pdf) of the consumed
B1 lifetime distribution of the transistor, diode, and DC-link
capacitor, shown in Fig. 12 for 90% confidence interval (CI),
it is clear that the selection of mission profile resolution will
have a significant impact on the lifetime prediction of power
electronic components.
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Fig. 14. B1 lifetime distribution of the inverter power stage.
Similarly, by looking at the pdf of the PV inverter power
stage B1 lifetime distribution, the impact of the mission profile
sampling rate becomes more clear. As shown in Fig. 14, if a 1
minute/data sampling rate is selected, the reliability assessment
procedure indicates that with a 90% confidence interval 1% of
the population will fail between approximately 5.8 years and
8.2 years.
On the other hand, if 60 minutes/data are used for sampling
the environmental mission profiles, with a 90% confidence
interval, the lifespan of 1% of the population will be between
9 and 13 years.
V. CONCLUSIONS
In this paper, the influence of long-term mission profile
resolution on the reliability assessment of the power elec-
tronic components of a PV application has been investigated.
Initially, a 10 kW single-stage three-phase PV application
has been designed, and a model-based reliability assessment
procedure for power electronics has been introduced. The
electro-thermal and reliability models used for the lifetime
prediction of the active/passive components of interest have
been briefly described, and successfully applied in order to
assess the lifetime estimation of the power electronics under
three different mission profiles sampling rates (1 minute/data,
30 minutes/data, and 60 minutes/data). From the obtained
reliability metrics, it has been concluded that the impact of
mission profile resolution on the power devices is different
from the passive components. In case of power devices, due
to their fast thermal dynamics, a higher sampling rate is
recommended in order to cumulate as much information as
possible in the thermal and lifetime modeling, whereas for the
DC-link capacitor the optimum sampling resolution should be
closely related to its thermal time constant, as to allow the
capacitor hotspot temperature to reach steady-state. Finally,
the impact of the mission profile sampling rates on the lifetime
distribution of the transistor, diode, capacitor, and power stage
have been quantified by means of uncertainty analysis, which
has shown that a significant deviation in the lifetime can be
seen between the selected sampling rates. The proposed study
gives a better understanding of the underlying assumptions
and uncertainties introduced by the mission profile resolution,
during the model-based reliability analysis of power electron-
ics in PV applications, and serves as a first step towards an
optimum resolution selection for long-term mission profiles.
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Abstract—Because of the high cost of failure, the reliability
performance of power semiconductor devices is becoming a
more and more important and stringent factor in many energy
conversion applications. Thus, the need for appropriate reliability
analysis of the power electronics emerges. Due to its conventional
approach, mainly based on failure statistics from the field, the
reliability evaluation of the power devices is still a challenging
task. In order to address the given problem, a MATLAB based
reliability assessment tool has been developed. The Design for
Reliability and Robustness (DfR2) tool allows the user to easily
investigate the reliability performance of the power electronic
components (or sub-systems) under given input mission profiles
and operating conditions. The main concept of the tool and its
framework are introduced, highlighting the reliability assessment
procedure for power semiconductor devices. Finally, a motor
drive application is implemented and the reliability performance
of the power devices is investigated with the help of the DfR2
tool, and the resulting reliability metrics are presented.
Index Terms—Reliability tool, power semiconductor device,
system-level reliability, motor drive system.
I. INTRODUCTION
Power electronics are being widely used in many mission-
critical applications such as renewable power generation,
power transmission, traction applications or motor drives,
and due to their essential role within power systems, the
reliability of the power converter is one of the main factors
that influences the overall efficiency and cost of the system.
However, according to [1]-[5], the power electronic con-
verter represents one of the most fragile sub-systems in terms
of reliability. In [1], based on the failure information and field
statistics from a photovoltaic plant operated throughout the
course of 5 years, it has been concluded that the inverter is the
most critical sub-assembly of the system. Furthermore, in [2]-
[4] it has been found that the frequency converter represents
one of the most prone to failure sub-systems of the wind
turbine system. A similar conclusion has been drawn in [5],
where the inverter unit contributed with 65% to the failure rate
of a motor drive system.
Consequently, in order to understand the main causes be-
hind the high failure rates in power converters, an in-depth
component-level reliability survey has been carried out in [6],
and it has been concluded that the power devices and the
capacitors represent the most fragile components, with respect
to reliability.
According to [7], [8], the high probability of failure in the
power devices is primarily due to the thermal cycling which
occurs in the device. These adverse temperature swings are
mainly caused by the fluctuating load of the converter or en-
vironmental temperature variations, and thus leading to some
of the most common failure mechanisms, such as bond wire
lift-off or solder cracks [9], [10]. As a result, the unexpected
wear-out failures of the power electronic components will lead
to an increase in maintenance cost, and a cutback in the total
energy production of the system (due to downtime), and thus
resulting in a higher cost of energy conversion.
Unfortunately, the conventional reliability improvement ap-
proach of power converters is still mainly based on the
failure information and statistics from the field. Due to the
fact that this method is expensive and time consuming, the
need for prior reliability assessment, during the design and
development phase, arises. Thus, by introducing a reliability
evaluation tool within the initial phases of the product life
cycle, the weaknesses and lifetime of the power converter can
be identified before introducing the product into the market.
Thus, the proposed DfR2 tool will help to optimize the design
of the power converter in order to achieve a better balance
between reliability and cost, and finally result in a significant
cost reduction in the whole lifetime cycle of the product.
Similar reliability assessment tool concepts have been pro-
posed in recent years, such as Sherlock Automated Design
Analysis [11], or Simulation Assisted Reliability Assessment
(SARA) [12]. Although the previously mentioned software
tools are capable of analyzing the reliability performance of
the electronic components either through physics-to-failure
models or through reliability statistics data, they are manly
focused on microelectronics systems, and do not take into
consideration the real-life operating mission profiles of the
system.
Moreover, in [13] and [14] an initial reliability assessment
tool has been proposed and its main concept and features
have been introduced. Despite its many advantages, such
as integrating a relatively complex structure under a user-
friendly and easy-to-use interface, some crucial drawbacks
were present, among which: lack of modularity, reliability
analysis feature only for power semiconductor devices, or the
absence of system-level reliability investigation.
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Fig. 1. General structure and flow of the DfR2 tool platform.
Therefore, in this paper a novel reliability assessment
tool platform focused solely on power electronic systems,
which aims at addressing the previously mentioned issues,
is proposed. The main concept of the tool, together with its
framework and functionality are initially described. Finally,
in order to highlight the reliability assessment process for
the power semiconductor devices, a motor drive application
study case is investigated and the resulting reliability metrics
on component/system-level are presented.
II. DESIGN FOR RELIABILITY AND ROBUSTNESS TOOL
FRAMEWORK
The Design for Reliability and Robustness (DfR2) tool has
been developed in order to assist the reliability performance in-
vestigation of power electronics components (e.g. semiconduc-
tor devices, capacitors, etc.) in a fast and straightforward
manner, and inherently help optimize the design and behavior
of the power converter under given mission profiles and system
specifications. The tool framework has been developed with
a generic and modular approach, and thus allows for various
power electronic application (e.g. wind power generation, pho-
tovoltaics, motor drives, etc.) to be implemented and analyzed.
Keeping in mind the modular approach of the tool, an
application independent reliability assessment procedure has
been proposed and presented in Fig. 1. As it can be seen in
Fig. 1, the environmental/operating mission profiles, together
with the system specifications will represent the inputs to the
the DfR2 tool. According to the system-level models of the
selected application, the electro-mechanical dynamic behavior
of the system will be investigated, and the mission profiles
can be translated into the converter-level electrical loading.
Afterwards, the resulting converter-level mission profiles
can be inputted into the component-level models, where the
loss and thermal characterization of the components of interest
will be taken into account. Based on the outputted component
thermal loading and other external stressors (such as vibration
or humidity), the reliability assessment procedure for the
power components can be applied.
As shown in Fig. 1, the tool employs the multi-timescale
modelling concept [15], which allows the integration of the
different time-constant of the system, ranging from microsec-
onds (e.g. device switching) to days (e.g. environmental tem-
perature variations). By employing the multi-timescale model-
ing concept the long-term environmental mission profiles can
be translated to the component-level mission profiles, and thus
facilitating the reliability assessment of the components of
interest. During the component-level reliability investigation
the multi-stressor modeling concept is applied, which will
allow for multiple external stressors (e.g. temperature, relative
humidity, and vibration) to be taken into account, and thus
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Fig. 2. Power device reliability assessment procedure for motor drive applications.
providing a more accurate lifetime estimation.
Due to its modular design concept, the DfR2 tool will allow
the user to select from different mission profile input levels,
according to the available data. The reliability assessment
procedure presented in Fig. 1 has been simplified and shown
in Fig. 2 in order to highlight the different mission profile
input levels, ranging from environmental to component-level,
for a motor drive application.
As it can be noticed in Fig. 2, the environmental/operating
mission profiles represent the Level 1 input level. This input
level is application dependent, and thus the mission profiles
will vary from one application to another. For the motor drive
application study case that will be investigated within this
paper, the required Level 1 mission profile consist of the
ambient temperature profile (Ta), mechanical speed of the
motor (ωmech), and the load torque (Tload). Additionally, if
the relative humidity is taken into consideration as a stressor
for any of the components of interest, it can be included within
the Level 1 mission profile inputs.
Level 2 and Level 3 mission profile inputs are application
independent, and represent the system-level mission profiles,
and converter-level mission profiles respectively.
The final mission profile input level available to the user
is Level 4, which represents the component-level mission
profiles. Similar to Level 1, this input level is component de-
pendent, and thus the input mission profile will vary according
to the selected component of interest. As shown in Fig. 2, the
required Level 4 mission profiles for assessing the reliability
of power device are the component voltage (Vcomp), junction
temperature (Tj), and case temperature (Tc).
Based on the component-level mission profile, the reliability
performance of the power electronic component can be in-
vestigated. In case of the power devices, the component-level
reliability assessment procedure begins with the processing
of the mission profile data, which by means of counting
algorithms (e.g. Rainflow counting) will represent the mission
profile data so that it can be correctly applied to a lifetime
model. After selecting the desired lifetime model (and ad-
justing its parameters if necessary), the Bx lifetime of the
power devices can be estimated. The reliability assessment
procedure ends by applying and taking into account the
variations and uncertainties which may occur in the lifetime
model coefficients, or stressor data.
At this point it should be noted that the reliability analysis is
based mainly on the wear-out failure of the components, while
the failures caused by random/catastrophic events will be taken
into consideration as statistical user input data. Finally, the
reliability information of each individual component is used
in order to determine the reliability of the system (or sub-
system), by means of Reliability Block Diagrams (RBD).
The DfR2 tool has been designed based on MATLAB and
Simulink. The reason for choosing MATLAB as the main
software development platform, is due to its multitude of
toolboxes and predefined functions, which will facilitate a
faster implementation. In order to assure a user-friendly ex-
perience a Graphical User Interface (GUI) has been designed.
The GUI will give the user various possibilities of interacting
with the source code and simulation models employed within
the tool, ranging from designing the system architecture (as
shown in Fig. 3), modeling the power electronic components or
Fig. 3. ”System Configuration” panel for the motor drive application of the DfR2 tool.
visualizing and exporting the results in a fast an comprehensive
manner. Moreover, in order to fulfill the imposed modularity
requirements, the tool should be capable as acting as a plug-
in to other 3rd party software. Thus, the user is given the
option either to utilize the tool as a standalone software, or as a
plug-in in connection with various programs focused on circuit
simulation (e.g. PLECS, Saber, etc.), finite element simulation
(e.g. ANSYS), or reliability (e.g. ReliaSoft).
III. POWER DEVICE RELIABILITY ASSESSMENT IN
MOTOR DRIVE SYSTEMS
In order to validate the DfR2 tool framework and its
procedures, a motor drive application is selected as study case.
Within this paper, the reliability investigation will be carried
out only for the upper transistor/diode pair of phase A of the
machine-side inverter, and it will follow the same procedure
and flow as presented below.
A. System-level mission profile modeling
The motor drive system consists of a Permanent Magnet
Synchronous Motor (PMSM), which is connected to the grid
through a 2-level Voltage Source Inverter (VSI) on the machine
side, and a single-phase PFC boost rectifier on the grid side,
as shown in Fig. 4. The parameters of the motor drive system
are shown in Table I, while the power module choice is a 30
A 600 V IGBT module.
The speed control of the motor is assured by means of Field
Oriented Control (FOC), while the switching sequence of the
power semiconductor devices of the converter is generated by
a Space Vector Modulation (SVM) technique.
LOAD
DC
DC
T1
D1
Fig. 4. Configuration of motor drive application with 3-phase
inverter and PFC boost rectifier.
TABLE I. Parameters for study-case PMSM.
Parameter Symbol Value Unit
Nominal Power Pn 5000 [W]
Nominal Torque Tn 24 [Nm]
Nominal Speed ωmech 2000 [rpm]
Maximum EMF VEMF,max 520 [V]
Rotor Inertia J 0.0055 [Kgm2]
Stator Resistance Rs 0.39 [Ω]
Stator Inductance Ls 4.9 [mH]
Nr. Pole Pairs npp 4 [-]
DC-Link Voltage VDC 380 [V]
Switching Frequency fsw 10 [kHz]
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Fig. 5. Speed and torque mission profiles of the motor drive
system (Operating mission profiles – Level 1).
The speed and torque mission profiles shown in Fig. 5
will represent the inputs to the system, and thus, according
to Fig. 2, the level 1 mission profile input level is employed.
Based on the electro-mechanical model of the PMSM, the cur-
rent and voltage response of the machine can be determined,
according to the given start-stop mission profiles and system
specifications. The resulting current and voltage waveforms
are presented in Fig. 6, and represent the system-level mission
profiles (input level 2).
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Fig. 7. Power device current loading (Converter-level mission
profiles – Level 3).
B. Converter-level mission profile modeling
Afterwards, the system-level mission profiles can be trans-
lated into the converter-level mission profiles. According to the
determined duty cycle, the current and voltage loading on each
of the 6 transistors and 6 diodes can be identified. Therefore,
the current which flows through of the upper transistor and
diode from phase A of the machine-side VSI, are calculated
and shown in Fig. 7. During the conduction period of the the
devices, the voltage loading is equal to the DC-link voltage.
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Fig. 8. Total power losses of the upper transistor/diode pair.
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sion profiles – Level 4).
C. Component-level mission profile modeling
In order to determine the component-level mission profiles,
the converter-level current and voltage loading needs to be
introduced into the component-level models, which include
the average switching cycle power loss model and the thermal
model.
Within the power loss model, the conduction losses of the
power devices can be determined based on the conduction
voltage (for transistor) and forward voltage (for diode) char-
acteristics, which are provided by the manufacturer in the data
sheet.
Similarly, based on the switching energy (for transistor)
and reverse recovery energy (for diode) characteristics the
switching losses of the semiconductor devices can be calcu-
lated. Due to the dependency between the loss characteristics
and temperature, the junction temperature (Tj) of the power
devices needs to be introduced as feedback from the thermal
model. Finally, by adding together the conduction and the
switching losses, the total power losses generated by the power
devices can be identified. A detailed description of the power
loss model and the equations which are used in order to
characterize the devices can be found in [16]-[18].
Thus, the total losses generated by the upper transistor and
diode, under the given mission profiles, for the motor drive
system study case, can be seen in Fig. 8.
In the following, the power device losses can be translated
into the corresponding thermal loading. By employing the
thermal model proposed in [19], the high dynamics of the
junction temperature of the devices can be identified by using a
multilevel Foster RC network, while the slow dynamics of the
case and heat sink temperatures can be estimated by filtering
the power losses through a low-pass filter, respectively, by
including the outer thermal network of the IGBT module
(e.g. thermal grease and heat sink). Again, it should be noted
that all the necessary parameters for the thermal calculations
(e.g. thermal resistance Rjc, thermal capacitance Cjc, etc.) can
normally be found in the device data sheet, or they can be
determined by means of experimental test.
By introducing the power losses shown in Fig. 8, into the
thermal model, the thermal stress which occurs on the power
device is calculated and thus the component-level mission
profiles are made available to the user. As it can be observed
in Fig. 9, under the assumption that the ambient temperature is
constant and equal to 30 oC, the transistor represents the most
stressed component, and thus a faster wear-out is expected.
D. Component-level reliability modeling
Based on the obtained component-level mission profiles, the
reliability assessment procedure can be applied in order to
estimate the lifetime of the power semiconductor devices.
In order to correctly map the thermal loading data to the
strength model, the Rainflow counting algorithm needs to be
applied. By employing the counting algorithm the junction and
case temperatures of the power devices will be translated into
the thermal cycle amplitude (ΔTj), thermal cycle mean value
(Tmj), and thermal cycle period (tperiod). As it has been shown
in [20]-[22] all 3 parameters have an impact on the lifespan
of the power device.
By introducing the regulated thermal cycles into the
Semikron lifetime model [23], the power device damage
(consumed B10 lifetime) corresponding to the nth thermal
cycle can be computed according to the following equation
[24]:
Damagen =
100
Nn
(%) (1)
where Nn represents the number of thermal cycles with a 10%
failure rate (B10). The total accumulated damage that occurs of
the power devices can be determined by using Miner’s linear
accumulation rule [25]
Damage =
m∑
n=1
Damagen (2)
where 1 ≤ n ≤ m and m represents the total number of
thermal cycles resulting from the Rainflow counting algorithm.
The resulting accumulated damage which occurs on the power
devices during the given mission profiles is shown in Fig. 10.
Based on the power device damage, the lifetime can be
estimated according to the following equation:
Lifetime =
Period of mission profile (s)
Operating period (s) ·Acc.Damage (3)
Assuming that the motor drive system is operated for 12
hours per day, according to (3), the lifetime estimation for the
transistor and diode are approximately 10 years and 40 years,
respectively.
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Fig. 10. Power device total accumulated damage.
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Fig. 11. Unreliability curves for power devices with 5%
variations in lifetime model coefficients and stressor.
The final step in the power device reliability assessment
procedure is to include and take into consideration the varia-
tion and uncertainties which may occur in the lifetime model
coefficients and stressor data. The variations in the lifetime
model coefficients are introduced in order to compensate for
the degree of uncertainty which is derived from the accelerated
test results. Similarly, the variations in the stress are introduced
because of the uncertainties introduced by the manufacturing
process (which may result in junction temperature variations),
and by the operating mission profiles of the motor drive
system. Thus, a statistical approach based on Monte Carlo
simulation is used in order to investigate the lifetime perfor-
mance of the power devices, subject to parameter variations
[26]-[27].
Assuming a 5% variation in the lifetime model coefficients
(A, β1, β2, and β3) and in the thermal stress (ΔTj , Tmj ,
and tperiod), the Monte Carlo simulation is performed with
10,000 samples. The resulting unreliability curves for the
upper transistor and diode of the machine-side inverter of the
motor drive system are shown in Fig. 11, where a decrease of
approximately 10% can be noted in the estimated B10 lifetime.
E. System-level reliability modeling
Finally, based on the individual reliability performance of
the power devices the system-level reliability assessment can
be performed. Due to the fact the failures induced by random
events are difficult to model and estimate, they will be taken
into account as statistical input values. For the given study case
the frequency of occurrence for random events is assumed as
1 percent per year.
Additionally, assuming that all 6 transistors and 6 diodes
which are included in the IGBT module have a similar
reliability performance as the investigated transistor/diode pair
(T1/D1), the reliability of the power module sub-assembly can
be calculated according to the following equation [27]:
FSub(t) = 1−
∏
(1− FComp(i)(t)) (4)
where, FSub represents the sub-system failure function, and
FComp(i) represents the individual component failure function.
The results of the Reliability Block Diagram (RBD) analysis
are shown in Fig. 12, where it can be seen that the B10 lifetime
estimation of IGBT power module is of approximately 6 years.
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Fig. 12. Unreliability curve for the whole IGBT power module
sub-assembly.
IV. CONCLUSIONS
In this paper a novel reliability assessment tool (Design for
Reliability and Robustness) focused on power electronics sys-
tems has been proposed. The main framework and concept of
the DfR2 tool have been introduced, highlighting the main ad-
vantages of the tool, among which: user-friendly graphical user
interface, modular implementation approach, various mission
profile input levels, and fast and straightforward component
and system-level reliability assessment. Additionally, in order
to validate the implementation and the employed procedures
within the tool, a motor drive application study case has been
investigated. A brief description of the application mission
profile input levels has been presented, and the component-
level reliability assessment procedure has been successfully
applied to the components of interest (transistor/diode pair).
Finally, the reliability assessment of the IGBT power module
sub-assembly has been investigated.
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Abstract
Due to the adverse temperature swings which normally occur in the power semiconductor devices during
the start-up and deceleration periods of the motor drive system, the thermal design and control, as well
as the reliability analysis of the power devices becomes crucial. In order to facilitate testing and access
the loading and lifetime performances, a novel stress emulator for power semiconductor devices based
on the mission profile of a motor drive system is proposed and designed. The control algorithm for the
stress emulator setup is introduced, and the issues concerning the Orthogonal Signal Generator (OSG) are
addressed by means of adaptive Notch filter implementation. Finally, experimental results are provided
in order to validate the effectiveness of the proposed emulation technique.
Introduction
Nowadays, motor drive systems are being widely used in various mission-critical applications such as
pump drives, fans, industrial production, mining, lift, etc., where the load changes frequently and fast. It
is well known that the overall efficiency and reliability of the motor drive system is strongly dependent
on the selected power semiconductor devices, and according to [1, 2], thermal cycling is one of the main
causes of wear-out for the power devices. As a result, in order to predict the reliability performance and
improve the design of the motor drive system, the thermal loading condition of the power devices needs
to be more accurately assessed. However, the measurement/estimation of the thermal behaviour of the
power semiconductor devices is still a challenging task, especially when considering real-field operating
conditions or mission profiles of the motor drive system [3, 4].
Therefore, in order to solve the aforementioned problem, a novel mission profile emulation system is
proposed in this paper. Based on a three-level Neutral Point Clamped (NPC) H-bridge converter, the
dynamical voltage and current stresses of the power devices can be generated from the speed and torque
profiles of the motor drive system. As a result, the actual loading profiles for the power semiconductor
devices, considering the mission profiles of the converter, are reproduced. This approach will eliminate
the need for an actual electric machine to be installed within the experimental setup and will allow for fast
and accurate assessment of the thermal loading/reliability prediction of the power devices under various
mission profiles and operating conditions.
First, a typical motor drive system is designed as a study case, and its dynamical behavior and frequency
response are analyzed. Afterwards, an overview of the emulation technique, which targets to reproduce
similar dynamics and loading behavior as for the given motor drive system is presented. Stability issues
concerning the used Orthogonal Signal Generator (OSG) and the current controller employed for the
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emulation strategy are emphasized, and a preliminary solution based on adaptive Notch filter implemen-
tation is proposed. Finally, the laboratory setup is described and the emulation technique is validated by
means of experimental results.
Modeling and design of mission profile emulation technique
A typical motor drive application system is first selected as a study case. The system consists of a
Permanent Magnet Synchronous Motor (PMSM) connected to the grid through a back-to-back three-
level Neutral Point Clamped (NPC) converter, as shown in Fig. 1.
Fig. 1: Grid-connected motor drive system with back-to-back 3L-NPC.
The parameters of the machine are shown in Table I, while the power module choice is an IGBT module
with a rated current of 30 A and a rated voltage of 1200 V.
Table I: Motor drive parameters.
Parameter Symbol Value Unit
Output Power Pn 9200 [W ]
Nominal Voltage Vn 350 [V ]
Max. Current Imax 21.43 [A]
Nominal Torque Tn 12.55 [Nm]
Inertia J 0.011 [Kgm2]
Nominal Speed nn 7000 [rpm]
Number Pole Pairs npp 1 [-]
Supply Voltage Vll 400 [V ]
Switching Frequency fsw 16 [kHz]
The speed control of the motor is assured by means of Field Oriented Control (FOC), while the switching
sequence of the power devices is generated by a Sinusoidal Pulse Width Modulation (SPWM) technique
[5, 6]. The input torque and speed profiles of the motor drive system alongside with the torque and speed
response of the PMSM are shown in Fig. 2, while the resulting three-phase currents and voltages of the
motor under the given mission profiles are presented in Fig. 3.
From Fig. 3 it can be noticed that high current amplitude is generated by the motor during the acceleration
period in order to meet the speed and torque requirements, while during the deceleration period the
current will change its polarity and the power will flow from the machine towards the DC-link. The
current amplitude and the fact that the machine operates at low fundamental frequency within certain
periods, will lead to adverse thermal cycles which will result in a faster wear-out of the power devices [7].
Thus, it is of extreme importance that the proposed mission profile emulator setup is able to accurately
reproduce the same dynamic voltage and current loading.
Based on the q-axis current control loop of the PMSM system [8], a Bode diagram of the open loop
equivalent transfer function is shown in Fig. 4, where it can be noticed that the closed loop control for
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Fig. 2: Speed and torque mission profiles of the
chosen motor drive study case.
Fig. 3: Electrical response under given mission
profiles and operating conditions.
for the q-axis current is stable with a bandwidth of 3830 rad/s. Similarly, from the time domain step
response of the drive system, as shown in Fig. 5, it can be seen that the q-axis current has a rise time of
0.31 ms with an overshoot of 4.61%. This dynamic behaviour of the PMSM and control will be set as
the design targets for the mission profile emulation system, which will then reproduce the same dynamic
electrical/thermal stress on the power devices.
Fig. 4: Motor drive open loop Bode diagram. Fig. 5: Motor drive closed loop step response.
Configuration of emulation system
A general block diagram of the mission profile emulation system is shown in Fig. 6. By manipulating
the dq reference frame equations of a PMSM [9], all the necessary parameters to assure the voltage and
current control of the power devices can be obtained, taking into account the speed and torque profiles
as inputs. Thus, based on the mechanical equation of the machine, the corresponding angle (θ) and
electromagnetic torque (Te) for the given mission profiles can be computed:
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θ =
∫
ωre f ·
2π
60
(1)
Te =
⎛
⎝
d
(
ωre f ·2π
60
)
dt
· J
⎞
⎠+Tload (2)
where, ωre f represents the input speed mission profile, and Tload represents the torque mission profile.
By substituting the electromagnetic torque and electrical speed values into the torque and the voltage
equations of the PMSM, the q-axis reference current (i∗q) and the dq reference frame voltages can be
determined.
i∗q =
2 ·Te
3 ·ψpm ·npp
(3)
v∗d = Rsi
∗
d +Ld
di∗d
dt
−ωψq (4)
v∗q = Rsi
∗
q +Lq
di∗q
dt
+ωψd (5)
where, ψpm represents the permanent magnet flux linkage, Rs is the stator resistance, and Ls is the stator
inductance.
Finally, the α component resulting from applying the inverse Clarke transformation to the reference
d- and q-axis voltages (v∗d and v
∗
q) will represent the reference voltage for the test leg of the emulator
setup (Vtest). It should be noted that the reference d-axis current (i∗d) is set to 0, in order to achieve the
maximum torque per amp ratio. The resulting current reference values will represent the inputs to the
current controller, which is used in order to generate the reference voltage for the load leg of the H-bridge
inverter (Vload).
I  
I   
Id 
Iq  
 
Id*= 0
Iq* q
d
 
v  
Vtest
Vload
Fig. 6: Configuration of mission profile emulator setup.
As shown in Fig. 6 the stress emulator setup consists of a load leg and test leg. The legs of the three-level
inverter are controlled independently, the PWM signals for each being determined by its correspond-
ing reference voltage. The test leg is responsible for controlling the output AC voltage of the inverter,
according to imposed modulation index and fundamental frequency requirements, while the load leg is
used in order to control the output current [10].
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Issues concerning Orthogonal Signal Generator (OSG)
Due to the fact that the employed converter topology in the emulation system consists of a single-phase
H-bridge inverter, a 90o phase shifted signal needs to be generated with respect to the output current, in
order provide the necessary dq current values for the current controllers. Various methods for generating
the quadrature component of an input signal have been studied throughout the literature [11]-[13], among
which the Variable Transport Delay (T/4) and Second Order Generalized Integrator (SOGI) methods
have shown the most promising results for the given application. The block diagrams of the two signal
generating structures are shown in Fig. 7, respectively Fig. 8.
i i
i
f
Fig. 7: Variable transport delay structure.
i
i
k
s
i
s
Fig. 8: SOGI structure.
The Laplace domain transfer function of the variable transport delay structure is shown in (6), where it
can be noticed that this method is frequency dependent.
GT/4(s) = e
−s·( fs· ω8π ) (6)
It is clear that although the T/4 method has a relatively simple implementation, through the use of a First-
In First-Out (FIFO) buffer, including it into the system control loop, as shown in Fig. 11a will influence
the overall dynamic behavior of the system. As it can be seen in Fig. 9, the T/4 method will result in a
significant current overshoot during the acceleration period of the motor, while during the braking period
a slow current response can be noticed. Thus, the current loading on the emulator inductive load, shown
in Fig. 10, does not meet the mission profile emulator design requirements.
Fig. 9: d- and q-axis current for T/4 method. Fig. 10: Load current and voltage for T/4 method.
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In the following the implementation of the SOGI method will be investigated. From Fig. 8 the closed-
loop transfer functions of the structure can be determined:
Hd(s) =
iα
i
(s) =
kωs
s2 + kωs+ω2
(7)
Hq(s) =
iβ
i
(s) =
kω2
s2 + kωs+ω2
(8)
where, k represents the gain of the SOGI structure.
Similarly to the previously presented OSG structure, the SOGI method is frequency dependent. Thus,
when the machine operates outside the fundamental frequency (start-up and deceleration periods) the
frequency response of the SOGI transfer function will vary as shown in Fig. 12.
sTs
sTs
s
KK ip
qi
qi
qi
sRs
GT/4(s)
(a) Mission profile emulator with T/4 method.
sTs
sTs
s
KK ip
qi
qi
qi
sRs
GSOGI(s)
(b) Mission profile emulator with SOGI method.
Fig. 11: Emulator q-axis current control loop. Fig. 12: Frequency response of SOGI.
By employing the SOGI method for generating the quadrature component of measured AC current of the
emulator, and by inserting it into the current control loop, as shown in Fig. 11b, will lead to instability
during the periods of time when the motor runs outside its designed fundamental frequency.
Fig. 13: d- and q-axis current for SOGI method. Fig. 14: Load stress for SOGI method.
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The impact of the SOGI structure on the stability of the system can be seen in the d- and q-axis current
response, shown in Fig. 13. From the voltage and current loading generated by the stress emulator plotted
in Fig. 14, it is clear that during the ’constant speed’ period, when the machine operates at nominal
fundamental frequency, the system is stable and meets the design requirements.
Adaptive NOTCH filter implementation
A solution for the instability caused by the SOGI structure, based on implementing an adaptive Notch
filter is described in the following. The Notch filter will generate an anti-resonance frequency of equal
amplitude to the resonance frequency of the SOGI, and thus canceling-out its impact on the system and
eliminating the frequency dependency of the current control loop.
The continuous transfer function used in order to design the Notch filter is presented in (9):
GNotch(s) =
s2 +2Dzωs+ω2
s2 +2Dpωs+ω2
(9)
All the parameters necessary for modeling the Notch filter have been analytically determined according
to [14], and therefore, will allow for accurate tuning of the Notch filter for various fundamental frequency
requirements. The frequency response of the Notch filter, together with the frequency response of the
SOGI, can be seen in Fig. 16.
sTs
sTs
s
KK ip
qi
qi
qi
sRs
GSOGI(s)GNotch(s)
Fig. 15: q-axis current control loop with SOGI structure and Notch filter.
The Notch filter has been introduced within the system current control loop, as shown in Fig. 15, and its
impact on the system stability has been analyzed. From Fig. 17 it can be seen that the voltage and current
loading generated by the mission profile emulator meet the design requirements imposed by Fig. 3, and
that the loading of the H-bridge inverter power module reproduces the actual stress of an power module
used within a motor drive application with the given mission profiles and operating conditions.
Fig. 16: Frequency response of SOGI and Notch
filter for various frequencies.
Fig. 17: Load current and voltage stress for SOGI
method with Notch.
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Although there are still some minor oscillations present within the current response of the stress emula-
tor, this issue can be solved by optimizing the adaptive Notch filter design during the low fundamental
frequency operation.
Experimental validation
In order to validate the emulation technique a dSpace-controlled 10 kW 3L-NPC H-bridge with an open
IGBT module is employed. The setup allows for the emulation of different mission profiles of various
real-life applications, among which motor drive systems. According the imposed speed and torque mis-
sion profiles, the motor drive load conditions will be emulated on the inductive load of the setup, and
inherently on the power devices. This will allow for fast accurate measurement of the ’long-term’ ther-
mal behavior of the power devices, by means of thermal measurement equipment (e.g. infrared camera,
optical thermal fibers, etc.). The mission profile emulator experimental setup is shown in Fig. 18.
dSpace Control System
330 V DC Power Supply
Open IGBT Module
3L–NPC H–Bridge
Sensors & Protection
Thermal Measurement
Fig. 18: Mission profile emulator experimental setup.
Initially, the Variable transport delay (T/4) method has been implemented, and as it can be seen from
Fig. 19, the resulting current and voltage loading of the open IGBT module resembles the obtained
simulation results. For the given OSG structure it can be concluded that it does not meet the design
requirements for accurately emulating the current and voltage stress of the power devices.
The emulation technique, together with the SOGI structure and the Notch filter have been implemented
with a dSpace Control Unit. It should be noted that the discrete implementation of both SOGI and Notch
filter has been done by using the Trapezoidal method, where the integrator (1/s) has been approximated
by:
Ts
2
1+ z−1
1− z−1 (10)
The experimental results for the proposed emulation technique, including the OSG-SOGI structure and
the adaptive Notch filter are presented in Fig. 20. It can be seen that results match the design require-
ments, and that the mission profile emulator will generate similar current and voltage loading for the
power devices as in an actual motor drive system. Additionally, this method will allow for accurate
stress emulation independent of input speed and torque mission profiles, or machine parameters.
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VAC (300V/div)
IAC (10A/div)
Fig. 19: Current and voltage loading on the open IGBT module for the T/4 method.
VAC (300V/div)
IAC (10A/div)
Fig. 20: Current and voltage loading on the open IGBT module for the SOGI+Notch filter method.
Conclusion
In this paper, a mission profile emulator setup for the power electronics of motor drive applications has
been proposed. An initial motor drive system study case has been selected and its dynamic behavior has
been investigated, and thus setting the design targets for the emulation technique. A detailed description
of the emulator system and its control has been given, and the issues concerning the operation outside
the fundamental frequency of two Orthogonal Signal Generating methods (Variable transport delay and
SOGI) have been presented. A preliminary solution consisting of implementing an adaptive Notch filter
has been proposed. It has been concluded that the proposed solution is able to accurately cancel-out the
impact of the SOGI method on the stability of the system, and thus validating the emulation technique.
Finally, experimental results have been presented, which validate the effectiveness of the mission profile
emulator setup on reproducing similar voltage and current loading on the power devices, as in the motor
drive study case, according to the given mission profiles and operating conditions.
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Abstract—One of the major factors that affects the overall
efficiency and reliability of power electronics systems is the
dynamical variation of the thermal stress which occurs in the
power semiconductor devices. Therefore, the main objective of
this paper consists of designing and implementing a series of
active thermal control methods for the power devices of a
motor drive application. The motor drive system together with
the thermal cycling of the power devices have been modelled,
and adverse temperature swings could be noticed during the
start-up and deceleration periods of the motor. Based on the
electrical response of the system, the junction temperature of
the semiconductor devices is estimated, and consequently three
active thermal control methods are proposed and practically
designed with respect to the following parameters: switching
frequency, deceleration slope and modulation technique. Finally,
experimental results are provided in order to validate the
effectiveness of the proposed control methods.
Index Terms—Thermal cycling, active thermal control, power
device, motor drive system, temperature estimation.
I. INTRODUCTION
Power electronics are being widely used in many mission-
critical applications such as renewable power generation,
power transmission, traction applications or motor drives,
and due to their essential role within power systems, the
reliability of the power converter is one of the main factors
that influences the overall efficiency and cost of the system.
As a result, numerous studies have been carried out in order
to identify the main causes of failure in power converters.
In [1] it has been shown that the most fragile components
of the power electronic system are the power semiconductor
devices. According to [2]-[3], the high probability of failure
in the power devices is primarily due to the thermal cycling
which occurs in the device. These adverse temperature swings
are mainly caused by the fluctuating load of the converter or
environmental temperature variations, leading to some of the
most common failure mechanisms which can appear in power
modules, such as bond wire lift-off or solder cracks [4]-[5].
The aforementioned problems can also be frequently seen
in motor drive applications, such as the study case discussed
in this paper. During the start-up and braking periods of the
motor, the large amplitude of the current and the fact that the
machine operates at low fundamental frequency can lead to
high temperature swings in the power semiconductor devices
[6], which can quickly wear-out the connection inside the
power devices, resulting in unsatisfied reliability performance
and high cost of energy conversion.
Therefore, the analysis and control of the thermal loading of
the power semiconductor devices is of great importance. An
overview of the active thermal control techniques proposed
throughout the literature is given in [7]. Various methods
of controlling the junction temperature of power devices
have been investigated, such as: switching frequency based
hysteresis controller [8], region-based active thermal control
[9] or modulation technique adjustment [10]-[11].
Unlike previously studied thermal control methods, where
junction temperature feedback or complex controller design is
required, within this paper an active thermal control technique
based on the online junction temperature estimation of the
power devices is proposed. In order to achieve the given
objective, the motor drive model together with the thermal
cycling of the power semiconductor devices is modelled, and
the dynamic behaviour of the system is investigated under
typical motor drive mission profiles. Based on the electrical
response of the system, the junction temperature estimation of
the transistor and the power diode is derived.
According to the estimated temperature of the devices,
a thermal controller can thereby be designed in order to
reduce the temperature swings which occur in the power
semiconductor devices by adjusting the switching frequency,
modulation technique or the deceleration slope. Finally, the
simulation results are validated through experimental work.
II. MODELLING OF THE THERMAL CYCLING IN THE
POWER SEMICONDUCTOR DEVICES
A. Motor Drive Model
A typical motor drive application system is first designed
as the study case. The system consists of a Permanent Magnet
Synchronous Motor (PMSM) connect to the grid through a
back-to-back three-level Neutral Point Clamped converter (3L-
NPC), as shown in Fig. 1. The speed control of the motor is
assured by means of Field Oriented Control (FOC), while the
switching sequence of the power semiconductor devices of the
converter is generated by a Sinusoidal Pulse Width Modulation
(SPWM) technique. In this paper only the upper MOSFET
(T1) and the clamping diode (D5) of the machine side converter
will be analyzed. The parameters of the motor drive system
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PMSM LCL Filter Transformer Grid
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N
Fig. 1. Grid connected motor drive with back-to-back 3L-NPC.
are shown in Table I, while the power module choice is an
IGBT module with a rated current of 30 A.
TABLE I. Motor drive parameters.
Parameter Symbol Value Unit
Output Power Pn 9200 [W ]
Nominal Voltage Vn 350 [V ]
Max. Current Imax 21.43 [A]
Nominal Torque Tn 12.55 [Nm]
Inertia J 0.011 [Kgm2]
Nominal Speed nn 7000 [rpm]
Nr. Pole Pairs npp 1 [-]
Supply Voltage Vll 400 [V ]
Switching Frequency fsw 16 [kHz]
B. Power Loss Model
Based on the studies carried out in [12]-[14], it has been
concluded that the total power losses of semiconductor devices
are composed of conduction losses and switching losses. The
conduction losses can be determined by using the following
equation:
Pcond@TL/TH = Vcond@TL/TH (iabc)·iabc·dabc (1)
where, Vcond@TL/TH represents the conduction voltage of the
power device at a certain low (TL) or high (TH ) reference
junction temperature, iabc represents the three-phase current
of the PMSM, and dabc represents the duty cycle.
Similarly, the switching losses can be calculated as follows:
Psw@TL/TH = fsw·Esw@TL/TH (2)
where, fsw represents the switching frequency and Esw@TL/TH
is the switching energy of the device at a certain low (TL) or
high (TH ) reference junction temperature.
Due to the dependency between the loss characteristics and
temperature, which was highlighted in [12]-[14], the junction
temperature of the power device can be introduced as a
feedback from the thermal model. Thus, the conduction or
switching losses of the transistor or diode can be computed
by using the following equation:
Psw/con@Tj =
Psw/con@TH − Psw/con@TL
TH − TL
(Tj −TL)+Psw/con@TL
(3)
The total losses of the power semiconductor device can be
found by adding together the conduction and switching losses.
Pdevice@Tj = Pcond@Tj + Psw@Tj (4)
Finally, based on the power loss equations, the loss model
can be build according to the block diagram shown in Fig. 2.
C. Thermal Model
As it has been shown in [15], both Foster and Cauer thermal
network models have limited performance in terms of mapping
the case temperature of the power semiconductor devices.
Thus, a new hybrid thermal model proposed in [15] will be
used in this paper. The RC thermal model is shown in Fig. 3,
and it can be seen that it employs a multilevel RC Foster
network in order to translate the power losses into the junction
temperature of either the MOSFET or the power diode. The
second path has slower dynamics, and by filtering the power
losses through a low-pass filter, respectively by including the
thermal network outside of the power module, the case and
heat sink temperatures of the power devices can be determined.
The thermal resistance (Ri) and capacitance (Ci) used in
modelling the Foster network have no physical meaning, and
can normally be found in the device datasheet or can be
determined by experimentally fitting the thermal impedance
curve of the device.
Zth(j-c) =
n∑
i=1
Ri(1− e−
1
τi ) (5)
where, n represents the number of levels of the network and
τi = Ri · Ci represents the thermal time constant.
POWER LOSS MODEL
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Fig. 2. Average switching cycle power loss model diagram.
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Fig. 3. RC Foster network used for thermal modelling.
D. Simulation Results
All the above mentioned models have been implemented
in MATLAB/Simulink. The inputs to the system are the
speed and torque mission profiles, which can be seen in
Fig. 5, alongside the speed and torque response of the PMSM
motor drive model. It can be noticed that the speed of the
PMSM follows accurately the speed profile, indicating that the
electrical model of the system together with its control have
been modelled correctly. Similarly, from the current response
of the machine plotted in Fig. 6, it can be noticed that, as
expected, a high amplitude current is present at the terminals
of the motor during the start-up and deceleration periods.
Due to the 3L-NPC inverter topology used in the present
study case and due to its unequal current distribution among
the power semiconductor devices, the current flowing through
the upper MOSFET (T1) and the clamping diode (D5) placed
on phase A of the machine side converter have been modelled.
The instantaneous and average current in the selected power
devices is shown in Fig. 6. It can be observed that during the
braking period of the PMSM, the amplitude of the average
current through the transistor is almost null, most of the current
flowing through its anti-parallel diode.
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Fig. 6. Current flowing through the PMSM, T1, and D5.
On the other hand, more stress will be applied on the
clamping diode due to the high amplitude current passing
through the diode throughout the whole mission profile.
The average current flowing through the power devices will
represent the input to the power loss model. Therefore, the to-
tal losses of the devices under the given design parameters and
mission profiles are shown in Fig. 7. The strong dependency
between the power loss distribution in the power devices and
the power flow direction within the system can be highlighted:
during the ’constant speed’ period the power flows from the
DC-link towards the PMSM, resulting in more stress on the
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Fig. 7. Device power losses under the given mission profiles.
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transistor, while during the braking period, the PMSM will act
as a generator, and the power will flow towards the DC-link,
thus the clamping diode will be more stressed.
Finally, according to the input power losses of the devices
and the estimated thermal parameters of the Foster network,
the thermal cycles which appear in the power devices can be
determined. At this point, it should be noted that an ambient
temperature of 20oC is taken into account during the thermal
simulations. As it can be seen in junction temperature plot
of the diode, presented in Fig. 8, some large temperature
swings will occur during the start-up and deceleration periods
of the motor, due to the large current amplitude and the low
fundamental frequency operation of the converter. Similarly,
during the ’constant speed’ operation of the PMSM, the
junction temperature will slowly increase due to the influence
of the heat sink thermal dynamics.
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Fig. 8. Thermal loading of the power devices.
III. DESIGN OF ACTIVE THERMAL CONTROL METHODS
FOR THE POWER DEVICES
In order to reduce the thermal cycle amplitude ΔTj and
mean value Tjm which occur in the power semiconductors
throughout the whole mission profile (as highlighted in Fig. 4),
three active thermal control methods are proposed within this
paper. Due to the fact that the junction temperature of the
devices is not always available for measurement and use within
a thermal controller, an online junction temperature estimator
is build. Based on the average power losses of the devices,
the junction temperatures can be estimated according to the
following equation:
Tj,estT = P estT ·Rth(j-c)T + Tamb (6)
where, Rth(j-c)T represents the thermal resistance (junction to
case) of the MOSFET given in the device datasheet, Tamb
represents the ambient temperature, while the average power
losses P estT can be estimated according on the equations
presented in Section II. For a more accurate estimation, and in
order to reduce the required computational power, the losses
are filtered through a low-pass filter with a similar bandwidth
as the thermal network, and the slow thermal dynamics of the
heat sink (which takes into account the ambient temperature)
is introduced. It should be noted that the same procedure
can be applied for estimating the junction temperature of the
freewheeling power diode of the machine side inverter.
The estimated thermal loading of the power devices is
shown in Fig. 10, where it can be seen that the estimated
junction temperature of the MOSFET follows accurately the
thermal loading resulted from the developed thermal model.
On the other hand, in case of the power diode, the thermal
dynamics are correctly estimated, but some inaccuracies in
terms of temperature cycle amplitude and mean value can be
noticed during low frequency operation. Due to the nature of
the thermal control which will be applied to the power diode
junction temperature, these inaccuracies can be neglected.
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Fig. 4. Zoomed view of the junction thermal cycles of the power devices throughout the entire mission profile.
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Fig. 9. Generalized active thermal control method block diagram.
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Fig. 10. Power device junction temperature estimation.
Once the thermal stress on the power devices has been
correctly predicted, a hysteresis controller can be designed,
and thus closing the thermal control loop, as shown in Fig. 9.
The control parameter K represents the output of the hysteresis
controller and it is determined by comparing the estimated
junction temperature of the power semiconductor device to
the temperature limits set by the controller. It should be noted
that the control parameter K represents either the switching
frequency, modulation technique or the deceleration slope,
depending on the selected thermal control method.
K =
⎧
⎪⎨
⎪⎩
f∗sw for Switching Frequency Adjustment
[1, 0] for Modulation Technique Adjustment
ω∗ for Deceleration Slope Adjustment
(7)
A. Switching Frequency Adjustment (K = f∗sw)
By looking at the power loss equations it can be noticed that
the switching frequency has a great influence on the switching
losses generated by the power semiconductor devices, and
inherently on their thermal loading. Therefore, by controlling
the switching frequency of the inverter, the thermal cycling of
the transistor can be significantly improved. On the other hand,
the impact of this method on the thermal loading of the power
diode is minor due to the small reverse recovery energy of the
diode. Another drawback of this particular method is that, for
motor drive applications, reducing the switching frequency can
lead to higher current ripple, hence increasing the power losses
on the PMSM [10].
The Temperature Estimation and Control block shown in
Fig. 9, has been implemented in MATLAB/Simulink, and
the hysteresis controller has been designed for adjusting the
transistor thermal loading, with an upper temperature limit of
Tlim,U = 25
oC and a lower temperature limit of Tlim,L =
23oC. Additionally, due to synchronisation reasons, the control
parameter K can only have values multiple integers of the
nominal switching frequency, thus K ∈ {16, 8, 4}kHz.
The effect of the Switching Frequency Adjustment thermal
control method on the junction temperature of the power
devices is shown in Fig. 11. It can be seen that after approx-
imately 2.6 s, during the ’constant speed’ operating period
of the PMSM, the estimated junction temperature of the
MOSFET reaches the upper limit of the hysteresis controller
and the switching frequency is reduced to 8 kHz. Even though
the thermal cycle amplitude of the transistor appears to be
similar to the nominal operating case, a significant decrease
in the mean value can be observed, resulting in an increased
lifetime expectancy of the transistor. As expected, no major
improvement on the thermal cycling of the freewheeling diode
can be noticed for the given thermal control method.
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Fig. 11. Switching Frequency Adjustment - Thermal results.
B. Modulation Technique Adjustment
A similar thermal control method can be developed by
adjusting the modulation technique used on the machine side
inverter. The modulation technique chosen as an alternative to
the SPWM method employed during the nominal operating
case is the Discontinuous Pulse Width Modulation technique.
The main reason for opting for DPWM1 is due to its reduced
switching losses which occur on the active semiconductor de-
vices, as a consequence to the fact that for 60o the modulation
wave will be clamped [10], [16].
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Fig. 12. Modulation Technique Adjustment - Thermal results.
The hysteresis controller has been modelled in a similar
manner as for the Switching Frequency Adjustment method,
with an upper temperature limit of Tlim,U = 25oC and a
lower temperature limit of Tlim,L = 23oC.
The junction temperature of the power devices resulting
from the given thermal control method are plotted in Fig. 12,
alongside the thermal loading of the devices under nominal
operating conditions. Once the estimated temperature of the
transistor reaches the upper limit of the controller, the mod-
ulation technique is switched from SPWM to DPWM1. It
can be seen that the DPWM1 method has a slightly better
performance in terms of reducing the thermal cycle mean value
than the previously design method, but no major improvements
can be noticed.
C. Deceleration Slope Adjustment (K = ω∗)
One of the main parameters that affect the thermal loading
of the power devices is the amplitude of the load current
flowing through the power converter. Thus, the amplitude of
the thermal cycles can be adjusted by controlling the output
current of the PMSM. This can be achieved by increasing the
deceleration slope of the speed mission profile, leading to a
slow stop of the motor, and therefore a lower current amplitude
during the braking period of the machine.
It should be noted that this method will have a higher impact
on the freewheeling diode than on the upper transistor of the
machine side converter. This is mainly due to the fact that
during the braking period the electrical machine acts as a
generator, and the power will flow from the PMSM towards
the DC-link. Therefore, most of the current will pass through
the freewheeling diode (D5), and only a very small amount of
current will flow through the transistor (T1).
Consequently, the hysteresis controller has been designed in
order to adjust the thermal cycling of the power diode, with
with an upper temperature limit of Tlim,U = 30oC.
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Fig. 13. Deceleration Slope Adjustment - Thermal results.
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By decreasing the deceleration slope of the motor speed, the
transition from operating state to full stop state of the PMSM
will be more smooth, and will results a lower amplitude current
generated during the braking period. Therefore, the power
losses which occur on the power diode will be significantly
reduced and will lead to lower thermal cycles amplitude and
mean value, as shown in Fig. 13. As expected, this method
has no influence on the thermal cycles of the MOSFET.
IV. EXPERIMENTAL VALIDATION
In order to validate the active thermal control methods,
a dSpace-controlled 10 kW NPC H-bridge with an open
IGBT module is being used. The setup allows the emulation
of different mission profiles of various real-life applications,
among which, motor drive systems. Therefore, the motor drive
load conditions will be emulated on the inductive load of the
setup and inherently on the power semiconductor devices of
the 3L-NPC H-bridge. This will eliminate the need for an
actual motor drive system, and will facilitate the measurement
of the thermal behaviour of the power devices. The ’long-
term’ thermal cycles of the freewheeling diode and the upper
transistor are obtained with an OpSens thermal fiber optic
sensor system. The experimental setup is shown in Fig. 14.
Initially, the nominal operating conditions are emulated on
the power module and the current and voltage response are
shown in Fig. 15. It can be observed that the current flowing
through the inductive load of the setup matches the simulated
current loading of the PMSM. In Fig. 16, the thermal loading
of the freewheeling diode and upper transistor of the 3L-
NPC are shown. As expected, the thermal stress on the power
diode is more severe than for the MOSFET. Similarly to
the simulation results, some adverse thermal cycles can be
noticed during the acceleration and deceleration periods, while
during the ’constant speed’ period the junction temperatures
are slowly rising due the effects of the slow thermal dynamics
of the case and heat sink.
dSpace Control System
330 V DC Power Supply
Open IGBT Module
3L – NPC H – Bridge
Sensors & Protection
Thermal Measurement
Fig. 14. Mission profile emulator - Experimental setup.
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Fig. 15. Electrical response for the nominal operating case.
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Fig. 16. Device thermal dynamics - Nominal operating case.
Because of the low sampling frequency of the thermal
measurement unit, the high frequency thermal cycles are not
visible. Additionally, some minor inaccuracies might appear
due the thermal coupling between the devices, factor which
was not taken into consideration in the simulations. But, as it
can be seen in Fig. 16, the experimental results fit well the
simulation results in terms of cycle amplitude and mean value.
In the following, the Deceleration Slope Adjustment method
has been implemented into dSpace. The resulting current and
voltage mission profile can be seen in Fig. 17. The thermal
response of the power semiconductor devices is shown in
Fig. 18, where it can be seen that the thermal cycles which
occur during the deceleration period in the freewheeling diode
have been almost completely removed, in comparison with the
nominal operating case.
VDC (200V/div)
IAC (10A/div)
VAC (200V/div)
Fig. 17. Deceleration Slope Adjustment - Mission profile.
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Fig. 18. Deceleration Slope Adj. - Experimental Results.
V. CONCLUSIONS
In this paper the thermal behaviour of the power electronic
devices of a motor drive system has been analyzed, and
consequently three active thermal control methods have been
proposed. The electrical model of the drive and thermal load-
ing of the power devices have been modelled and investigated
under given mission profiles. Based on the electrical parameter
feedback, a simple and computational friendly power device
junction temperature estimator has been designed. According
to the estimated thermal loading of the devices a hysteresis
controller has been implemented for each of the three thermal
control methods: switching frequency adjustment, modulation
technique adjustment and deceleration slope adjustment. The
proposed thermal control methods have been investigated in
terms of thermal cycle amplitude and mean value, and it has
been concluded that the switching frequency and modulation
technique can be successfully controlled in order to reduce the
thermal loading of the transistor, while the deceleration slope
adjustment methods has the most impact when controlling
the freewheeling diode thermal stress. Finally, the thermal
behaviour of the power devices under nominal operating con-
ditions and deceleration slope adjustment have been validated
through experimental work.
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